SOC test-architecture optimization for the testing of embedded cores and signal-integrity faults on core-external interconnects

ABSTRACT

The test time for core-external interconnect shorts and opens is typically much less than that for core-internal logic. Therefore, prior work on test-infrastructure design for core-based system-on-a-chip (SOC) has mainly focused on minimizing the test time for core-internal logic. However, as feature sizes shrink for newer process technologies, the test time for signal integrity (SI) faults on interconnects cannot be neglected. The test time for SI faults can be comparable to, or even larger than, the test time for the embedded cores. We investigate the impact of interconnect SI tests on SOC test-architecture design and optimization. A compaction method for SI faults and algorithms for test-architecture optimization are also presented. Experimental results for the ITC'02 benchmarks show that the proposed approach can significantly reduce the overall testing time for core-internal logic and core-external interconnects.

REFERENCES

• 1: Sanjeev Arora, The approximability of NP-hard problems, Proceedings of the thirtieth annual ACM symposium on Theory of computing, p.337-348, May 24-26, 1998, Dallas, Texas, United States [doi>10.1145/276698.276784]
• 2: Amir Attarha , Mehrdad Nourani, Test Pattern Generation for Signal Integrity Faults on Long Interconnects, Proceedings of the 20th IEEE VLSI Test Symposium, p.336, April 28-May 02, 2002
• 3: Xiaoliang Bai , Sujit Dey , Janusz Rajski, Self-test methodology for at-speed test of crosstalk in chip interconnects, Proceedings of the 37th conference on Design automation, p.619-624, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337597]
• 4: Becer, M., Vaidyanathan, R., Oh, C., and Panda, R. 2004. Crosstalk noise control in an SoC physical design flow. IEEE Trans. Comput. Aid. D. 23, 4, 488--497.
• 5: Caignet, F., Delmas-Bendhia, S., and Sicard, E. 2001. The challenge of signal integrity in deep-submicrometer CMOS technology. In Proceedings of the IEEE 89, 4, 556--573.
• 6: Li Chen , Xiaoliang Bai , Sujit Dey, Testing for interconnect crosstalk defects using on-chip embedded processor cores, Proceedings of the 38th conference on Design automation, p.317-320, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378498]
• 7: Chen, T.-S., Lee, C.-Y., and Kao, C.-H. 2004. An efficient noise isolation technique for SOC application. IEEE Trans. Electr. Dev. 51, 2, 255--260.
• 8: Wei-Yu Chen , Sandeep K. Gupta , Melvin A. Breuer, Test Generation for Crosstalk-Induced Delay in Integrated Circuits, Proceedings of the 1999 IEEE International Test Conference, p.191, September 28-30, 1999
• 9: Michael Cuviello , Sujit Dey , Xiaoliang Bai , Yi Zhao, Fault modeling and simulation for crosstalk in system-on-chip interconnects, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.297-303, November 07-11, 1999, San Jose, California, United States
• 10: Santanu Dutta , Rune Jensen , Alf Rieckmann, Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems, IEEE Design & Test, v.18 n.5, p.21-31, September 2001 [doi>10.1109/54.953269]
• 11: Zahra Sadat Ebadi , Andre Ivanov, Time Domain Multiplexed TAM: Implementation and Comparison, Proceedings of the conference on Design, Automation and Test in Europe, p.10732, March 03-07, 2003
• 12: C. M. Fiduccia , R. M. Mattheyses, A linear-time heuristic for improving network partitions, Proceedings of the 19th conference on Design automation, p.175-181, January 1982
• 13: Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
• 14: Sandeep Kumar Goel , Kuoshu Chiu , Erik Jan Marinissen , Toan Nguyen , Steven Oostdijk, Test Infrastructure Design for the Nexperia" Home Platform PNX8550 System Chip, Proceedings of the conference on Design, automation and test in Europe, p.30108, February 16-20, 2004
• 15: Sandeep Kumar Goel , Erik Jan Marinissen, Effective and Efficient Test Architecture Design for SOCs, Proceedings of the 2002 IEEE International Test Conference, p.529, October 07-10, 2002
• 16: Guler, M. and Kilic, H. 1999. Understanding the importance of signal integrity. IEEE Circuits Devic. 15, 6, 7--10.
• 17: IEEE Std. 1500. 2004. IEEE Standard for Embedded Core Test—IEEE Std. 1500-2004. IEEE, New York.
• 18: Vikram Iyengar , Krishnendu Chakrabarty , Erik Jan Marinissen, Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip, Journal of Electronic Testing: Theory and Applications, v.18 n.2, p.213-230, April 2002 [doi>10.1023/A:1014916913577]
• 19: Niraj K. Jha , Sandeep Gupta, Testing of Digital Systems, Cambridge University Press, New York, NY, 2002
• 20: Kao, W. H., Lo, C.-Y., Basel, M., and Singh, R. 2001. Parasitic extraction: current state of the art and future trends. In Proceedings of the IEEE 89, 5, 729--739.
• 21: Kundu, S., Zachariah, S. T., Chang, Y.-S., and Tirumurti, C. 2005. On modeling crosstalk faults. IEEE Trans. Comput. Aid. D. 24, 12, 1909--1915.
• 22: Erik Larsson , Hideo Fujiwara, Test Resource Partitioning and Optimization for SOC Designs, Proceedings of the 21st IEEE VLSI Test Symposium, p.319, April 27-May 01, 2003
• 23: Erik Larsson , Zebo Peng, An Integrated Framework for the Design and Optimization of SOC Test Solutions, Journal of Electronic Testing: Theory and Applications, v.18 n.4-5, p.385-400, August-October 2002 [doi>10.1023/A:1016589322936]
• 24: Erik Jan Marinissen , Robert G. J. Arendsen , Gerard Bos , Hans Dingemanse , Maurice Lousberg , Clemens Wouters, A structured and scalable mechanism for test access to embedded reusable cores, Proceedings of the 1998 IEEE International Test Conference, p.284-293, October 18-22, 1998
• 25: Erik Jan Marinissen , Sandeep Kumar Goel , Maurice Lousberg, Wrapper Design for Embedded Core Test, Proceedings of the 2000 IEEE International Test Conference, p.911, October 03-05, 2000
• 26: Erik Jan Marinissen , Vikram Iyengar , Krishnendu Chakrabarty, A Set of Benchmarks fo Modular Testing of SOCs, Proceedings of the 2002 IEEE International Test Conference, p.519, October 07-10, 2002
• 27: Massoud, Y., Majors, S., Kawa, J., Bustami, T., MacMillen, D., and White, J. 2002. Managing On-Chip Inductive Effects. 10, 6 (December), 789--798.
• 28: Naffziger, S. 1999. Design methodologies for interconnects in GHz+ICs. In Proceedings of the International Solid State Circuits Conference (ISSCC).
• 29: Nahvi, M. and Ivanov, A. 2004. Indirect test architecture for SoC testing. IEEE Trans. Comput. Aid. 23, 7, 1128--1142.
• 30: Suriyaprakash Natarajan , Melvin A. Breuer , Sandeep K. Gupta, Process Variations and their Impact on Circuit Operation, Proceedings of the 13th International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.73, November 02-04, 1998
• 31: P. Nordholz , D. Treytnar , J. Otterstedt , H. Grabinski , D. Niggemeyer , T. W. Williams, 2.2 Signal Integrity Problems in Deep Submicron Arising from Interconnects between Cores, Proceedings of the 16th IEEE VLSI Test Symposium, p.28, April 26-30, 1998
• 32: Mehrdad Nourani , Amir Attarha, Built-in self-test for signal integrity, Proceedings of the 38th conference on Design automation, p.792-797, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379068]
• 33: Krishna Sekar , Sujit Dey, LI-BIST: A Low-Cost Self-Test Scheme for SoC Logic Cores and Interconnects, Proceedings of the 20th IEEE VLSI Test Symposium, p.417, April 28-May 02, 2002
• 34: Navaratnasothie Selvakkumaran , George Karypis, Multi.Objective Hypergraph Partitioning Algorithms for Cut and Maximum Subdomain Degree Minimization, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.726, November 09-13, 2003 [doi>10.1109/ICCAD.2003.102]
• 35: Wichian Sirisaengtaksin , Sandeep K. Gupta, Enhanced Crosstalk Fault Model and Methodology to Generate Tests for Arbitrary Inter-core Interconnect Topology, Proceedings of the 11th Asian Test Symposium, p.163, November 18-20, 2002
• 36: Sassan Tabatabaei , André Ivanov, An Embedded Core for Sub-Picosecond Timing Measurements, Proceedings of the 2002 IEEE International Test Conference, p.129, October 07-10, 2002
• 37: M. H. Tehranipour , N. Ahmed , M. Nourani, Testing SoC Interconnects for Signal Integrity Using Boundary Scan, Proceedings of the 21st IEEE VLSI Test Symposium, p.158, April 27-May 01, 2003
• 38: Tehranipour, M. H., Ahmed, N., and Nourani, M. 2004. Testing SoC interconnects for signal integrity using extended JTAG architecture. IEEE Trans. Comput. Aid. D. 23, 5, 800--811.
• 39: Prab Varma , Sandeep Bhatia, A structured test re-use methodology for core-based system chips, Proceedings of the 1998 IEEE International Test Conference, p.294-302, October 18-22, 1998
• 40: Wang, L.-T., Stround, C. E., and Touba, N. A., Eds. 2007. System-on-Chip Test Architectures: Nanometer Design for Testability. Morgan Kaufmann Pub.
• 41: Xu, Q. and Nicolici, N. 2003. On reducing wrapper boundary register cells in modular SOC testing. In Proceedings of the IEEE International Test Conference (ITC), 622--631.
• 42: Qiang Xu , Nicola Nicolici, Multi-Frequency Test Access Mechanism Design for Modular SOC Testing, Proceedings of the 13th Asian Test Symposium, p.2-7, November 15-17, 2004 [doi>10.1109/ATS.2004.60]
• 43: Xu, Q. and Nicolici, N. 2005. Resource-constrained system-on-a-chip test: a survey. In Proceedings of the IEEE Conference on Computers and Digital Techniques 152, 1, 67--81.
• 44: Xu, Q. and Nicolici, N. 2006. Multifrequency tam design for hierarchical socs. IEEE Trans. Comput. Aid. D. 25, 1, 181--196.
• 45: Shih-Yu Yang , Christos A. Papachristou , Massood Tabib-Azar, Improving bus test via IDDT and boundary scan, Proceedings of the 38th conference on Design automation, p.307-312, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378493]
• 46: Tianpei Zhang , Sachin S. Sapatnekar, Simultaneous Shield and Buffer Insertion for Crosstalk Noise Reduction in Global Routing, Proceedings of the IEEE International Conference on Computer Design, p.93-98, October 11-13, 2004
• 47: Zhao, D. and Upadhyaya, S. 2005. Dynamically partitioned test scheduling with adaptive TAM configuration for power-constrained SoC testing. IEEE Trans. Comput. Aid. D. 24, 6, 956--965.
• 48: Yi Zhao , Sujit Dey , Li Chen, Double sampling data checking technique: an online testing solution for multisource noise-induced errors on on-chip interconnects and buses, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.7, p.746-755, July 2004 [doi>10.1109/TVLSI.2004.826197]
• 49: Wei Zou , Sudhakar M. Reddy , Irith Pomeranz , Yu Huang, SOC Test Scheduling Using Simulated Annealing, Proceedings of the 21st IEEE VLSI Test Symposium, p.325, April 27-May 01, 2003

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

General Terms:
Algorithms, Design, Reliability

Keywords:
Core-based system-on-chip, interconnect testing, test scheduling, test-access mechanism (TAM)