Take a look at the new version of this page: [ beta version ]. Tell us what you think.

ABSTRACT

A growing number of applications, often with firm or soft real-time requirements, are integrated on the same System on Chip, in the form of either hardware or software intellectual property. The applications are started and stopped at run time, creating different use-cases. Resources, such as interconnects and memories, are shared between different applications, both within and between use-cases, to reduce silicon cost and power consumption.

The functional and temporal behaviour of the applications is verified by simulation and formal methods. Traditionally, designers resort to monolithic verification of the system as whole, since the applications interfere in shared resources, and thus affect each other's behaviour. Due to interference between applications, the integration and verification complexity grows exponentially in the number of applications, and the task to verify correct behaviour of concurrent applications is on the system designer rather than the application designers.

In this work, we propose a Composable and Predictable Multi-Processor System on Chip (CoMPSoC) platform template. This scalable hardware and software template removes all interference between applications through resource reservations. We demonstrate how this enables a divide-and-conquer design strategy, where all applications, potentially using different programming models and communication paradigms, are developed and verified independently of one another. Performance is analyzed per application, using state-of-the-art dataflow techniques or simulation, depending on the requirements of the application. These results still apply when the applications are integrated onto the platform, thus separating system-level design and application design.

REFERENCES

• 1: Luca Abeni , Giorgio Buttazzo, Resource Reservation in Dynamic Real-Time Systems, Real-Time Systems, v.27 n.2, p.123-167, July 2004 [doi>10.1023/B:TIME.0000027934.77900.22]
• 2: Benny Akesson , Kees Goossens , Markus Ringhofer, Predator: a predictable SDRAM memory controller, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria [doi>10.1145/1289816.1289877]
• 3: ARM Limited 2003. AMBA AXI Protocol Specification. ARM Limited.
• 4: Avionics Application Software Standard Interface 1997. ARINC Specification 653. Avionics Application Software Standard Interface.
• 5: A. Baghdadi , D. Lyonnard , N. Zergainoh , A. Jerraya, An efficient architecture model for systematic design of application-specific multiprocessor SoC, Proceedings of the conference on Design, automation and test in Europe, p.55-63, March 2001, Munich, Germany
• 6: Bartic, T., Desmet, D., Mignolet, J.-Y., Marescaux, T., Verkest, D., Vernalde, S., Lauwereins, R., Miller, J., and Robert, F. 2004. Network-on-chip for reconfigurable systems: from high-level design down to implementation. In Proceedings of the International Conference on Feild Programmable Logic Applications (FPL). Springer.
• 7: Bekooij, M., Moreira, O., Poplavko, P., Mesman, B., Pastrnak, M., and van Meerbergen, J. 2004. Predictable embedded multiprocessor system design. Lecture notes in computer science, 77--91.
• 8: Luca Benini, Application specific NoC design, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 9: J. W. van den Brand , NXP Research, Streaming consistency: a model for efficient MPSoC design, Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, p.27-34, August 29-31, 2007 [doi>10.1109/DSD.2007.103]
• 10: Bril, R. J., Hentschel, C., Steffens, E. F., Gabrani, M., van Loo, G., and Gelissen, J. H. 2001. Multimedia QoS in consumer terminals. In Proceedings of the IEEE Workshop on Signal Processing Systems, 332--343.
• 11: Giorgio C. Buttazzo, Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications, Kluwer Academic Publishers, Norwell, MA, 1997
• 12: Kaiyu Chen , Sharad Malik , David I. August, Retargetable static timing analysis for embedded software, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada [doi>10.1145/500001.500011]
• 13: Martijn Coenen , Srinivasan Murali , Andrei Ruadulescu , Kees Goossens , Giovanni De Micheli, A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea [doi>10.1145/1176254.1176287]
• 14: David E. Culler , Anoop Gupta , Jaswinder Pal Singh, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1997
• 15: Santanu Dutta , Rune Jensen , Alf Rieckmann, Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems, IEEE Design & Test, v.18 n.5, p.21-31, September 2001 [doi>10.1109/54.953269]
• 16: N. Genko , D. Atienza , G. De Micheli , J. M. Mendias , R. Hermida , F. Catthoor, A Complete Network-On-Chip Emulation Framework, Proceedings of the conference on Design, Automation and Test in Europe, p.246-251, March 07-11, 2005 [doi>10.1109/DATE.2005.5]
• 17: Kourosh Gharachorloo , Daniel Lenoski , James Laudon , Phillip Gibbons , Anoop Gupta , John Hennessy, Memory consistency and event ordering in scalable shared-memory multiprocessors, Proceedings of the 17th annual international symposium on Computer Architecture, p.15-26, May 28-31, 1990, Seattle, Washington, United States
• 18: Kees Goossens , John Dielissen , Om Prakash Gangwal , Santiago Gonzalez Pestana , Andrei Radulescu , Edwin Rijpkema, A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification, Proceedings of the conference on Design, Automation and Test in Europe, p.1182-1187, March 07-11, 2005 [doi>10.1109/DATE.2005.11]
• 19: Kees Goossens , John Dielissen , Andrei Radulescu, Æthereal Network on Chip: Concepts, Architectures, and Implementations, IEEE Design & Test, v.22 n.5, p.414-421, September 2005 [doi>10.1109/MDT.2005.99]
• 20: Graham, R. 1969. Bounds on multiprocessing timing anomalies. SIAM J. Appl. Math. 17, 2.
• 21: Andreas Hansson , Martijn Coenen , Kees Goossens, Channel trees: reducing latency by sharing time slots in time-multiplexed networks on chip, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria [doi>10.1145/1289816.1289855]
• 22: Andreas Hansson , Martijn Coenen , Kees Goossens, Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
• 23: Andreas Hansson , Kees Goossens, Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases, Proceedings of the First International Symposium on Networks-on-Chip, p.233-242, May 07-09, 2007 [doi>10.1109/NOCS.2007.45]
• 24: Andreas Hansson , Maarten Wiggers , Arno Moonen , Kees Goossens , Marco Bekooij, Applying Dataflow Analysis to Dimension Buffers for Guaranteed Performance in Networks on Chip, Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, p.211-212, April 07-10, 2008
• 25: Ivimey-Cook, R. 1999. Legacy of the transputer. In Architectures, Languages and Techniques, B. M. Cook, Ed. IOS Press.
• 26: Axel Jantsch, Models of Computation for Networks on Chip, Proceedings of the Sixth International Conference on Application of Concurrency to System Design, p.165-178, June 28-30, 2006 [doi>10.1109/ACSD.2006.14]
• 27: Ahmed A. Jerraya , Aimen Bouchhima , Frédéric Pétrot, Programming models and HW-SW interfaces abstraction for multi-processor SoC, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1146981]
• 28: Keutzer, K., Malik, S., Newton, A. R., Rabaey, J. M., and Sangiovanni-Vincentelli, A. 2000. System-level design: orthogonalization of concerns and platform-based design. IEEE Trans. Integrat. Circ. Syst. 19, 12.
• 29: Hermann Kopetz, Real-Time Systems: Design Principles for Distributed Embedded Applications, Kluwer Academic Publishers, Norwell, MA, 1997
• 30: Kopetz, H. and Bauer, G. 2003. The time-triggered architecture. Proc. IEEE 91, 1.
• 31: Hermann Kopetz , Roman Obermaisser , Christian El Salloum , Bernhard Huber, Automotive Software Development for a Multi-Core System-on-a-Chip, Proceedings of the 4th International Workshop on Software Engineering for Automotive Systems, p.2, May 20-26, 2007 [doi>10.1109/SEAS.2007.2]
• 32: Akash Kumar , Andreas Hansson , Jos Huisken , Henk Corporaal, Interactive presentation: An FPGA design flow for reconfigurable network-based multi-processor systems on chip, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
• 33: Leijten, J., van Meerbergen, J., Timmer, A., and Jess, J. 2000. Prophid: a platform-based design method. J. Des. Autom. Embed. Syst. 6, 1, 5--37.
• 34: Jian Liang , Sriram Swaminathan , Russell Tessier, aSOC: A Scalable, Single-Chip Communications Architecture, Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques, p.37, October 15-19, 2000
• 35: Grant Martin, Overview of the MPSoC design challenge, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1146980]
• 36: Mercer, C. W., Savage, S., and Tokuda, H. 1994. Processor capacity reserves: Operating system support for multimedia systems. In Proceedings of the IEEE International Conference of Multimedia Computing and Systems. IEEE Computer Society Press, 90--99.
• 37: A. Moonen , M. Bekooij , R. van den Berg , J. van Meerbergen, Practical and Accurate Throughput Analysis with the Cyclo Static Dataflow Model, Proceedings of the 2007 15th International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, p.238-245, October 24-26, 2007 [doi>10.1109/MASCOTS.2007.52]
• 38: Fernando Moraes , Ney Calazans , Aline Mello , Leandro Möller , Luciano Ost, HERMES: an infrastructure for low area overhead packet-switching networks on chip, Integration, the VLSI Journal, v.38 n.1, p.69-93, October 2004 [doi>10.1016/j.vlsi.2004.03.003]
• 39: Orlando Moreira , Frederico Valente , Marco Bekooij, Scheduling multiple independent hard-real-time jobs on a heterogeneous multiprocessor, Proceedings of the 7th ACM & IEEE international conference on Embedded software, September 30-October 03, 2007, Salzburg, Austria [doi>10.1145/1289927.1289941]
• 40: Nieuwland, A., Kang, J., Gangwal, O., Sethuraman, R., Busá, N., Goossens, K., Peset Llopis, R., and Lippens, P. 2002. C-HEAP: A heterogeneous multi-processor architecture template and scalable and flexible protocol for the design of embedded signal processing systems. Des. Autom. Embed. Syst. 7, 3.
• 41: OCP International Partnership 2007. OCP Specification 2.2. OCP International Partnership.
• 42: Philips Semiconductors 2002. Device Transaction Level (DTL) Protocol Specification. Version 2.2. Philips Semiconductors.
• 43: P. Poplavko , T. Basten , M. Bekooij , J. van Meerbergen , B. Mesman, Task-level timing models for guaranteed performance in multiprocessor networks-on-chip, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA [doi>10.1145/951710.951721]
• 44: Radulescu, A., Dielissen, J., Goossens, K., Rijpkema, E., and Wielage, P. 2005. An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming. IEEE Trans. CAD Interact. Circ. Syst.
• 45: Rajkumar, R., Juvva, K., Molano, A., and Oikawa, S. 1998. Resource kernels: a resource-centric approach to real-time systems. In Proceedings of the SPIE/ACM Conference on Multimedia Computing and Networking, 150--164.
• 46: Rowen, C. and Leibson, S. 2004. Engineering the Complex SOC: Fast, Flexible Design with Configurable Processors. Prentice Hall PTR.
• 47: Bernhard Rumpler, Complexity Management for Composable Real-Time Systems, Proceedings of the Ninth IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing, p.365-373, April 24-26, 2006 [doi>10.1109/ISORC.2006.24]
• 48: Rutten, M., Pol, E.-J., van Eijndhoven, J., Walters, K., and Essink, G. 2005. Dynamic reconfiguration of streaming graphs on a heterogeneous multiprocessor architecture. IS&T/SPIE Electron. Imag. 5683.
• 49: Sasaki, H. 1996. Multimedia complex on a chip. In Proceedings of the International Solid-State Circuits Conference (ISSCC), 16--19.
• 50: Silicon Hive 2007. Silicon hive. http://www.siliconhive.com.
• 51: Dimitrios Soudris , N. D. Zervas , A. Argyriou , M. Dasygenis , K. Tatas , Constantinos E. Goutis , Adonios Thanailakis, Data-Reuse and Parallel Embedded Architectures for Low-Power, Real-Time Multimedia Applications, Proceedings of the 10th International Workshop on Integrated Circuit Design, Power and Timing Modeling, Optimization and Simulation, p.243-254, September 13-15, 2000
• 52: Sundararajan Sriram , Shuvra S. Bhattacharyya, Embedded Multiprocessors: Scheduling and Synchronization, Marcel Dekker, Inc., New York, NY, 2000
• 53: Dimitrios Stiliadis , Anujan Varma, Latency-rate servers: a general model for analysis of traffic scheduling algorithms, IEEE/ACM Transactions on Networking (TON), v.6 n.5, p.611-624, Oct. 1998 [doi>10.1109/90.731196]
• 54: Steven Vercauteren , Bill Lin , Hugo De Man, Constructing application-specific heterogeneous embedded architectures from custom HW/SW applications, Proceedings of the 33rd annual conference on Design automation, p.521-526, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240617]
• 55: Maarten H. Wiggers , Marco J. G. Bekooij , Pierre G. Jansen , Gerard J. M. Smit, Efficient Computation of Buffer Capacities for Cyclo-Static Real-Time Systems with Back-Pressure, Proceedings of the 13th IEEE Real Time and Embedded Technology and Applications Symposium, p.281-292, April 03-06, 2007 [doi>10.1109/RTAS.2007.12]
• 56: Clemens C. Wüst , Liesbeth Steffens , Wim F. Verhaegh , Reinder J. Bril , Christian Hentschel, QoS Control Strategies for High-Quality Video Processing, Real-Time Systems, v.30 n.1-2, p.7-29, May 2005 [doi>10.1007/s11241-005-0502-1]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

General Terms:
Design, Performance, Verification

Keywords:
Composable, model of computation, network on chip, predictable, system on chip