Core cannibalization architecture: improving lifetime chip performance for multicore processors in the presence of hard faults

ABSTRACT

To improve the lifetime performance of a multicore chip with simple cores, we propose the Core Cannibalization Architecture (CCA). A chip with CCA provisions a fraction of the cores as cannibalizable cores (CCs). In the absence of hard faults, the CCs function just like normal cores. In the presence of hard faults, the CCs can be cannibalized for spare parts at the granularity of pipeline stages. We have designed and laid out CCA chips composed of multiple OpenRISC 1200 cores. Our results show that CCA improves the chips' lifetime performances, compared to chips without CCA.

REFERENCES

• 1: Nidhi Aggarwal , Parthasarathy Ranganathan , Norman P. Jouppi , James E. Smith, Configurable isolation: building high availability systems with commodity multi-core processors, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA
• 2: Jason Blome , Shuguang Feng , Shantanu Gupta , Scott Mahlke, Self-calibrating Online Wearout Detection, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.109-122, December 01-05, 2007 [doi>10.1109/MICRO.2007.37]
• 3: Fred A. Bower , Daniel J. Sorin , Sule Ozev, A Mechanism for Online Diagnosis of Hard Faults in Microprocessors, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.197-208, November 12-16, 2005, Barcelona, Spain [doi>10.1109/MICRO.2005.8]
• 4: L. Carter, J. Feo, and A. Snavely. Performance and Programming Experience on the Tera MTA. In Proceedings of the SIAM Conference on Parallel Processing, Mar. 1999.
• 5: Cisco Systems. Cisco Carrier Router System. http://www.cisco.com/application/pdf/en/us/guest/products/ps5763/c1031/cdcco% nt_0900aecd800f8118.pdf, Oct. 2006.
• 6: Shantanu Gupta , Shuguang Feng , Amin Ansari , Jason Blome , Scott Mahlke, StageNetSlice: a reconfigurable microarchitecture building block for resilient CMP systems, Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, October 19-24, 2008, Atlanta, GA, USA [doi>10.1145/1450095.1450099]
• 7: John L. Hennessy , David A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
• 8: R. Ho, K. W. Mai, and M. A. Horowitz. The Future of Wires. Proceedings of the IEEE, 89(4):490--504, Apr. 2001.
• 9: Engin Ipek , Meyrem Kirman , Nevin Kirman , Jose F. Martinez, Core fusion: accommodating software diversity in chip multiprocessors, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA
• 10: Anoop Iyer , Diana Marculescu, Power efficiency of voltage scaling in multiple clock, multiple voltage cores, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.379-386, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774629]
• 11: Poonacha Kongetira , Kathirgamar Aingaran , Kunle Olukotun, Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, v.25 n.2, p.21-29, March 2005 [doi>10.1109/MM.2005.35]
• 12: D. Lampret. OpenRISC 1200 IP Core Specification, Rev. 0.7. http://www.opencores.org, Sept. 2001.
• 13: Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, United States
• 14: T. Nakura, K. Nose, and M. Mizuno. Fine-Grain Redundant Logic Using Defect-Prediction Flip-Flops. In Proceedings of IEEE International Solid-State Circuits Conference, 2007.
• 15: Ethan Schuchman , T. N. Vijaykumar, Rescue: A Microarchitecture for Testability and Defect Tolerance, Proceedings of the 32nd annual international symposium on Computer Architecture, p.160-171, June 04-08, 2005
• 16: M. Shah et al. UltraSPARC T2: A Highly-Threaded, Power-Efficient, SPARC SOC. In Proceedings of the IEEE Asian Solid-State Circuits Conference, pages 22--25, Nov. 2007.
• 17: Premkishore Shivakumar , Stephen W. Keckler , Charles R. Moore , Doug Burger, Exploiting Microarchitectural Redundancy For Defect Tolerance, Proceedings of the 21st International Conference on Computer Design, p.481, October 13-15, 2003
• 18: Smitha Shyam , Kypros Constantinides , Sujay Phadke , Valeria Bertacco , Todd Austin, Ultra low-cost defect protection for microprocessor pipelines, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA
• 19: L. Spainhower and T. A. Gregg. IBM S/390 Parallel Enterprise Server G5 Fault Tolerance: A Historical Perspective. IBM Journal of Research and Development, 43(5/6), September/November 1999.
• 20: Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Case for Lifetime Reliability-Aware Microprocessors, Proceedings of the 31st annual international symposium on Computer architecture, p.276, June 19-23, 2004, München, Germany
• 21: Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Impact of Technology Scaling on Lifetime Reliability, Proceedings of the 2004 International Conference on Dependable Systems and Networks, p.177, June 28-July 01, 2004
• 22: Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, Exploiting Structural Duplication for Lifetime Reliability Enhancement, Proceedings of the 32nd annual international symposium on Computer Architecture, p.520-531, June 04-08, 2005
• 23: Y. Sugure et al. Low-Latency Superscalar and Small-Code-Size Microcontroller Core for Automotive, Industrial, and PC-Peripheral Applications. IEICE Transactions on Electronics, E89-C(6), June 2006.
• 24: Neil H. E. Weste , Kamran Eshraghian, Principles of CMOS VLSI design: a systems perspective, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
• 25: Hongtao Zhong , Steven A. Lieberman , Scott A. Mahlke, Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread Applications, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.25-36, February 10-14, 2007 [doi>10.1109/HPCA.2007.346182]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

Additional Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.0 General
  C.4 PERFORMANCE OF SYSTEMS
      Subjects: Fault tolerance

General Terms:
Performance, Reliability

Keywords:
fault tolerance, lifetime performance, multicore, reliability