System-level mitigation of WID leakage power variability using body-bias islands

ABSTRACT

Adaptive Body Biasing (ABB) is a popularly used technique to mitigate the increasing impact of manufacturing process variations on leakage power dissipation. The efficacy of the ABB technique can be improved by partitioning a design into a number of "body-bias islands," each with its individual body-bias voltage. In this paper, we propose a system-level leakage variability mitigation framework to partition a multiprocessor system into body-bias islands at the processing element (PE) granularity at design time, and to optimally assign body-bias voltages to each island post-fabrication. As opposed to prior gate- and circuit-level partitioning techniques that constrain the global clock frequency of the system, we allow each island to run at a different speed and constrain only the relevant system performance metrics - in our case the execution deadlines. Experimental results show the efficacy of the proposed framework in reducing the mean and standard deviation of leakage power dissipation compared to a baseline system without ABB. At the same time, the proposed techniques provide significant runtime improvements over a previously proposed Monte-Carlo based technique while providing similar reductions in leakage power dissipation.

REFERENCES

• 1: A. Ben-Tal , A. Goryashko , E. Guslitzer , A. Nemirovski, Adjustable robust solutions of uncertain linear programs, Mathematical Programming: Series A and B, v.99 n.2, p.351-376, March 2004 [doi>10.1007/s10107-003-0454-y]
• 2: Stephen Boyd , Lieven Vandenberghe, Convex Optimization, Cambridge University Press, New York, NY, 2004
• 3: Tiberiu Chelcea , Steven M. Nowick, Robust interfaces for mixed-timing systems with application to latency-insensitive protocols, Proceedings of the 38th conference on Design automation, p.21-26, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378256]
• 4: R. Dick. E3s: The embedded system synthesis benchmarks suite.
• 5: Paul Friedberg , Yu Cao , Jason Cain , Ruth Wang , Jan Rabaey , Costas Spanos, Modeling Within-Die Spatial Correlation Effects for Process-Design Co-Optimization, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.516-521, March 21-23, 2005 [doi>10.1109/ISQED.2005.82]
• 6: Justin Gregg , Tom W. Chen, Optimization of Individual Well Adaptive Body Biasing (IWABB) Using a Multiple Objective Evolutionary Algorithm, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.297-302, March 21-23, 2005 [doi>10.1109/ISQED.2005.87]
• 7: James Kao , Siva Narendra , Anantha Chandrakasan, Subthreshold leakage modeling and reduction techniques, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.141-148, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774593]
• 8: Sarvesh H Kulkarni , Dennis Sylvester , David Blaauw, A statistical framework for post-silicon tuning through body bias clustering, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California [doi>10.1145/1233501.1233511]
• 9: Murari Mani , Ashish K. Sing , Michael Orshansky, Joint design-time and post-silicon minimization of parametric yield loss using adjustable robust optimization, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California [doi>10.1145/1233501.1233507]
• 10: Umit Y. Ogras , Radu Marculescu , Puru Choudhary , Diana Marculescu, Voltage-frequency island partitioning for GALS-based networks-on-chip, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278509]
• 11: Rajeev Rao , Ashish Srivastava , David Blaauw , Dennis Sylvester, Statistical estimation of leakage current considering inter- and intra-die process variation, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871530]
• 12: Radu Teodorescu , Jun Nakano , Abhishek Tiwari , Josep Torrellas, Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.27-42, December 01-05, 2007 [doi>10.1109/MICRO.2007.27]
• 13: W. S. Torgerson. Multidimensional scaling: theory and method. In Psychometrika, 1952.
• 14: J. Tschanz et al. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. In IEEE Journal of Solid-State Circuits, 37(11), 2002.
• 15: Feng Wang , Xiaoxia Wu , Yuan Xie, Variability-driven module selection with joint design time optimization and post-silicon tuning, Proceedings of the 2008 conference on Asia and South Pacific design automation, January 21-24, 2008, Seoul, Korea
• 16: Jinjun Xiong , Vladimir Zolotov , Lei He, Robust extraction of spatial correlation, Proceedings of the 2006 international symposium on Physical design, April 09-12, 2006, San Jose, California, USA [doi>10.1145/1123008.1123011]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.0 General

General Terms:
Algorithms, Design

Keywords:
algorithms, design