ODOR: a microresonator-based high-performance low-cost router for optical networks-on-Chip

ABSTRACT

The performance of system-on-chip is determined not only by the performance of its functional units, but also by how efficiently they cooperate with one another. It is the on-chip communication architecture which determines the cooperation efficiency. Network-on-Chip (NoC) is introduced to improve communication bandwidth and power efficiency. However, traditional metallic interconnects consume significant amount of power to deliver large communication bandwidths. Optical NoCs are based on silicon optical interconnects with significant bandwidth and power advantages. Optical routers are the key enabling components of optical NoCs. This paper proposed a novel optical router architecture, ODOR, for optical NoCs based on XY routing algorithm. We compared ODOR with four other router architectures, and analyzed three aspects in details, including power consumption, optical power insertion loss, and the number of microresonators. The results show that ODOR has the lowest power consumption and losses and requires the least microresonators. ODOR has 40% less power consumption, 40% less loss, and 52% less microresonator than the full-connected crossbar. Furthermore, ODOR has a special feature which guarantees the maximum power to route a packet through a network to be a small constant number, regardless of the network size. The maximum power consumption is 0.96fJ/bit under current technology. We simulated a 6x6 2D mesh NoC based on ODOR, and showed the end-to-end delay and network throughput under different offered loads and packet sizes.

REFERENCES

• 1: G. de Micheli , L. Benini, Networks on Chip: A New Paradigm for Systems on Chip Design, Proceedings of the conference on Design, automation and test in Europe, p.418, March 04-08, 2002
• 2: M. Sgroi , M. Sheets , A. Mihal , K. Keutzer , S. Malik , J. Rabaey , A. Sangiovanni-Vencentelli, Addressing the system-on-a-chip interconnect woes through communication-based design, Proceedings of the 38th conference on Design automation, p.667-672, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379045]
• 3: Grant Martin, Overview of the MPSoC design challenge, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1146980]
• 4: Simon Ogg , Enrico Valli , Crescenzo D'Alessandro , Alex Yakovlev , Bashir Al-Hashimi , Luca Benini, Reducing Interconnect Cost in NoC through Serialized Asynchronous Links, Proceedings of the First International Symposium on Networks-on-Chip, p.219, May 07-09, 2007 [doi>10.1109/NOCS.2007.37]
• 5: Dongwan Shin , Andreas Gerstlauer , Rainer Dömer , Daniel D. Gajski, Automatic network generation for system-on-chip communication design, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA [doi>10.1145/1084834.1084899]
• 6: Jörg Henkel , Wayne Wolf , Srimat Chakradhar, On-chip networks: A scalable, communication-centric embedded system design paradigm, Proceedings of the 17th International Conference on VLSI Design, p.845, January 05-09, 2004
• 7: Wayne Wolf , Ahmed A. Jerraya, Application-Specific System-on-a-Chip Multiprocessors, IEEE Design & Test, v.18 n.5, p.7, September 2001 [doi>10.1109/MDT.2001.953267]
• 8: William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th conference on Design automation, p.684-689, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379048]
• 9: Pierre Guerrier , Alain Greiner, A generic architecture for on-chip packet-switched interconnections, Proceedings of the conference on Design, automation and test in Europe, p.250-256, March 27-30, 2000, Paris, France [doi>10.1145/343647.343776]
• 10: A Network on Chip Architecture and Design Methodology, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.117, April 25-26, 2002
• 11: Kees Goossens , John Dielissen , Andrei Radulescu, Æthereal Network on Chip: Concepts, Architectures, and Implementations, IEEE Design & Test, v.22 n.5, p.414-421, September 2005 [doi>10.1109/MDT.2005.99]
• 12: Jiang Xu , Wayne Wolf , Joerg Henkel , Srimat Chakradhar, A design methodology for application-specific networks-on-chip, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.2, p.263-280, May 2006 [doi>10.1145/1151074.1151076]
• 13: J. Fujikata, K. Nishi, A. Gomyo, et al, "LSI On-Chip Optical Interconnection with Si Nano-Photonics", IEICE Transactions on Electronics, Vol.91-C, No.2, pp131--137, 2008.
• 14: A. Driessen, D. H. Geuzebroek, and E.J. Klein, "Optical network components based on microring resonators", In proc. of 8th International Conference on Transparent Optical Networks, pp. 210--215, 2006.
• 15: Roger D. Chamberlain , Mark A. Franklin , Ch'ng Shi Baw, Gemini: An Optical Interconnection Network for Parallel Processing, IEEE Transactions on Parallel and Distributed Systems, v.13 n.10, p.1038-1055, October 2002 [doi>10.1109/TPDS.2002.1041880]
• 16: M. P. Christensen, P. Milojkovic, M.J.McFadden, and M.W. Haney, "Multiscale optical design for global chip-to-chip optical interconnections and misalignment tolerant packaging", IEEE Journal of Selected Topics in Quantum Electronics, Vol.9, No.2, pp. 548--556, 2003.
• 17: J. Gripp, M. Duelk, J.E. Simsarian, A. Bhardwaj, P. Bernasconi, O. Laznicka, M. Zirngibl, "Optical switch fabrics for ultra-high-capacity IP routers", Journal of Lightwave Technology, Vol.21, No.11, pp. 2839--2850, 2003.
• 18: Q. Xu, B. Schmidt, S. Pradhan, and M. Lipson, "Micrometre-scale silicon electro-optic modulator", Nature, Vol.435, No.7040, pp325--327, 2005.
• 19: A. W. Poon, F. Xu, X. Luo, "Cascaded active silicon microresonator array cross-connect circuits for WDM networks-on-chip", in Proc. SPIE Int. Soc. Opt. Eng. 6898, 689812 (2008).
• 20: M. Brière , B. Girodias , Y. Bouchebaba , G. Nicolescu , F. Mieyeville , F. Gaffiot , I. O'Connor, System level assessment of an optical NoC in an MPSoC platform, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
• 21: Assaf Shacham , Benjamin G. Lee , Aleksandr Biberman , Keren Bergman , Luca P. Carloni, Photonic NoC for DMA Communications in Chip Multiprocessors, Proceedings of the 15th Annual IEEE Symposium on High-Performance Interconnects, p.29-38, August 22-24, 2007 [doi>10.1109/HOTI.2007.25]
• 22: F. Xia, L. Sekaric, and Y. Vlasov, "Ultracompact optical buffers on a silicon chip," Nature Photonics, 65--71, 2007.
• 23: J. Xu, W. Wolf, S. Chakradhar, and J. Henkel, "H.264 HDTV Decoder Using Application-Specific Networks-on-Chip", IEEE International Conference on Multimedia and Expo, July 2005.
• 24: Mateusz Majer , Christophe Bobda , Ali Ahmadinia , Jurgen Teich, Packet Routing in Dynamically Changing Networks on Chip, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3, p.154.2, April 04-08, 2005 [doi>10.1109/IPDPS.2005.323]
• 25: Jingcao Hu , Radu Marculescu, Energy-aware mapping for tile-based NoC architectures under performance constraints, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan [doi>10.1145/1119772.1119818]
• 26: George Michelogiannakis , Dionisios Pnevmatikatos , Manolis Katevenis, Approaching Ideal NoC Latency with Pre-Configured Routes, Proceedings of the First International Symposium on Networks-on-Chip, p.153-162, May 07-09, 2007 [doi>10.1109/NOCS.2007.10]
• 27: J. Hu, U.t Y. Ogras, R. Marculescu, "System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 25, No. 12, pp2919--2933, 2006.
• 28: Q. Xu, S. Manipatruni, B. Schmidt, J. Shakya and M. Lipson, "12.5 Gbit/s carrier injection-based silicon microring silicon modulators", Optics Express, Vol.15, No.2, pp430--436, 2007.
• 29: E.Cassan, S.Laval, S. Lardenois and A. Koster, "On-chip optical interconnects with compact and low-loss light distribution in silicon-on-insulator rib waveguides", IEEE Journal of Selected Topics in Quantum Electronics, Vol.9, No.2, pp. 460--464, March-April 2003.
• 30: T. Hanai, S. Suzuki, Y. Hatakeyama and Y. Kokubun, "Vertically coupled microring resonator filter with multilevel crossing busline waveguide", Jap. J. Appl. Phys. 43, pp. 5785--5790, 2004.
• 31: www.opnet.com.
• 32: S. Xiao, M. H. Khan, H. Shen, and M. Qi, "Multiple-channel silicon micro-resonator based filters for WDM applications," Optics Express, vol. 15, pp. 7489--7498, 2007.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Interconnection architectures (e.g., common bus, multiport memory, crossbar switch)

Additional Classification:
  C. Computer Systems Organization
  C.5 COMPUTER SYSTEM IMPLEMENTATION
      C.5.4 VLSI Systems

General Terms:
Design, Experimentation, Performance, Theory

Keywords:
loss, low power, microresonator, network on chip, optical interconnect, router architecture