Take a look at the new version of this page: [ beta version ]. Tell us what you think.

ABSTRACT

As computing and communications increasingly pervade our lives, security and protection of sensitive data and systems are emerging as extremely important issues. Networks-on-Chip (NoCs) have appeared as design strategy to cope with the rapid increase in complexity of Multiprocessor Systems-on-Chip (MPSoCs), but only recently research community have addressed security on NoC-based architectures.

In this paper, we present a monitoring system for NoC based architectures, whose goal is to help detect security violations carried out against the system. Information collected are sent to a central unit for efficiently counteracting actions performed by attackers. We detail the design of the basic blocks and analyse overhead associated with the ASIC implementation of the monitoring system, discussing type of security threats that it can help detect and counteract.

REFERENCES

• 1: Open Core Protocol Specification 2.2.
• 2: Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002 [doi>10.1109/2.976921]
• 3: Calin Ciordas , Twan Basten , Andrei Rădulescu , Kees Goossens , Jef Van Meerbergen, An event-based monitoring service for networks on chip, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.4, p.702-723, October 2005 [doi>10.1145/1109118.1109126]
• 4: C. Ciordas, K. Goossens, R. Radulescu, and T. Basten. NoC Monitoring: Impact on the Desing Flow. In Proc. of ISCAS'06, pages 1981--1984, May 2006.
• 5: Jean-Philippe Diguet , Samuel Evain , Romain Vaslin , Guy Gogniat , Emmanuel Juin, NOC-centric Security of Reconfigurable SoC, Proceedings of the First International Symposium on Networks-on-Chip, p.223-232, May 07-09, 2007 [doi>10.1109/NOCS.2007.32]
• 6: Leandro Fiorin , Gianluca Palermo , Slobodan Lukovic , Valerio Catalano , Cristina Silvano, Secure Memory Accesses on Networks-on-Chip, IEEE Transactions on Computers, v.57 n.9, p.1216-1229, September 2008 [doi>10.1109/TC.2008.69]
• 7: Leandro Fiorin , Gianluca Palermo , Slobodan Lukovic , Cristina Silvano, A data protection unit for NoC-based architectures, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria [doi>10.1145/1289816.1289858]
• 8: Leandro Fiorin , Cristina Silvano , Mariagiovanna Sami, Security Aspects in Networks-on-Chips: Overview and Proposals for Secure Implementations, Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, p.539-542, August 29-31, 2007 [doi>10.1109/DSD.2007.98]
• 9: C. H. Gebotys , Y. Zhang, Security wrappers and power analysis for SoC technologies, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA [doi>10.1145/944645.944689]
• 10: Koral Ilgun , R. A. Kemmerer , Phillip A. Porras, State Transition Analysis: A Rule-Based Intrusion Detection Approach, IEEE Transactions on Software Engineering, v.21 n.3, p.181-199, March 1995 [doi>10.1109/32.372146]
• 11: L. Negri. Power Modeling and Optimization for Wireless Networks. PhD thesis, Politecnico di Milano - Dipartimento di Elettronica e Informazione, 2006.
• 12: J. Niemela. F-Secure Virus Descriptions. F-Secure, December 2007.
• 13: K. Pagiantzis and A. Sheikholeslami. Content-Addressable Memory (CAM) Circuits and Architectures: A Tutorial and Survey. IEEE Journal of Solid-State Circuits, 41(3), March 2006.
• 14: A. Radulescu, J. Dielissen, S. G. Pestana, O. Gangwal, E. Rijpkema, P. Wielage, and K. Goossens. An Efficient On-Chip NI Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Configuration. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 24(1), January 2005.
• 15: A. Radulescu, J. Dielissen, S. G. Pestana, O. Gangwal, E. Rijpkema, P. Wielage, and K. Goossens. An Efficient On-Chip NI Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Configuration. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 24(1), January 2005.
• 16: Bart Vermeulen , Kees Goossens , Siddharth Umrani, Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip, Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008), p.3-12, April 07-10, 2008

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.2 Multiple Data Stream Architectures (Multiprocessors)
          Subjects: Interconnection architectures (e.g., common bus, multiport memory, crossbar switch)

Additional Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.4 Parallel Architectures
          Subjects: Distributed architectures

  D. Software
  D.4 OPERATING SYSTEMS
      D.4.6 Security and Protection
          Subjects: Authentication; Access controls

General Terms:
Design, Security

Keywords:
MultiProcessor System-on-Chip (MP-SoC), Network-on-Chip (NoC), embedded systems, security