Highly-cited ideas in system codesign and synthesis

ABSTRACT

We conducted a study of citations of papers published between 1996 and 2006 in the CODES and ISSS conferences, representing the hardware/software codesign and system synthesis community. Citations, meaning non-self-citations only, were considered from all papers known to Google Scholar, as well as only from subsequent CODES/ISSS papers. We list the most-cited CODES/ISSS papers of each year, summarizing their topics, and discussing common features of those papers. For comparison purposes, we also measured citations for the computer architecture community's ISCA and MICRO conferences, and for the field-programmable gate array community's FPGA and FCCM conferences. We point out several interesting differences among the citation patterns of the three communities.

REFERENCES

• 1: Google Scholar from Wikipedia. http://en.wikipedia.org/wiki/Google_Scholar.
• 2: Shail Aditya , B. Ramakrishna Rau , Vinod Kathail, Automatic Architectural Synthesis of VLIW and EPIC Processors, Proceedings of the 12th international symposium on System synthesis, p.107, November 01-04, 1999
• 3: Marnix Arnold , Henk Corporaal, Designing domain-specific processors, Proceedings of the ninth international symposium on Hardware/software codesign, p.61-66, April 2001, Copenhagen, Denmark [doi>10.1145/371636.371677]
• 4: Kubilay Atasu , Günhan Dündar , Can Özturan, An integer linear programming approach for identifying instruction-set extensions, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA [doi>10.1145/1084834.1084880]
• 5: Rajeshwari Banakar , Stefan Steinke , Bo-Sik Lee , M. Balakrishnan , Peter Marwedel, Scratchpad memory: design alternative for cache on-chip memory in embedded systems, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado [doi>10.1145/774789.774805]
• 6: P. Bjorn-Jorgensen , J. Madsen, Critical path driven cosynthesis for heterogeneous target architectures, Proceedings of the 5th International Workshop on Hardware/Software Co-Design, p.15, March 24-26, 1997
• 7: Joseph Buck , Radha Vaidyanathan, Heterogeneous modeling and simulation of embedded systems in El Greco, Proceedings of the eighth international workshop on Hardware/software codesign, p.142-146, May 2000, San Diego, California, United States [doi>10.1145/334012.334042]
• 8: Martijn Coenen , Srinivasan Murali , Andrei Ruadulescu , Kees Goossens , Giovanni De Micheli, A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea [doi>10.1145/1176254.1176287]
• 9: Robert P. Dick , David L. Rhodes , Wayne Wolf, TGFF: task graphs for free, Proceedings of the 6th international workshop on Hardware/software codesign, p.97-101, March 15-18, 1998, Seattle, Washington, United States
• 10: Adam Donlin, Transaction level modeling: flows and use models, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden [doi>10.1145/1016720.1016742]
• 11: Stephen A. Edwards, Compiling Esterel into sequential code, Proceedings of the seventh international workshop on Hardware/software codesign, p.147-151, March 1999, Rome, Italy [doi>10.1145/301177.301514]
• 12: Michael Gasteier , Manfred Glesner, Bus-Based Communication Synthesis on System-Level, Proceedings of the 9th international symposium on System synthesis, p.65, November 06-08, 1996
• 13: T. Grandpierre , C. Lavarenne , Y. Sorel, Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors, Proceedings of the seventh international workshop on Hardware/software codesign, p.74-78, March 1999, Rome, Italy [doi>10.1145/301177.301489]
• 14: Andreas Hansson , Kees Goossens , Andrei Rǎdulescu, A unified approach to constrained mapping and routing on network-on-chip architectures, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA [doi>10.1145/1084834.1084857]
• 15: Junwei Hou , Wayne Wolf, Process Partitioning for Distributed Embedded Systems, Proceedings of the 4th International Workshop on Hardware/Software Co-Design, p.70, March 18-20, 1996
• 16: Yujia Jin , Nadathur Satish , Kaushik Ravindran , Kurt Keutzer, An automated exploration framework for FPGA-based soft multiprocessor systems, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA [doi>10.1145/1084834.1084903]
• 17: Arun Kejariwal , Alexander V. Veidenbaum , Alexandru Nicolau , Milind Girkarmark , Xinmin Tian , Hideki Saito, Challenges in exploitation of loop parallelism in embedded applications, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea [doi>10.1145/1176254.1176298]
• 18: Bart Kienhuis , Edwin Rijpkema , Ed Deprettere, Compaan: deriving process networks from Matlab for embedded signal processing architectures, Proceedings of the eighth international workshop on Hardware/software codesign, p.13-17, May 2000, San Diego, California, United States [doi>10.1145/334012.334015]
• 19: Peter Voigt Knudsen , Jan Madsen, Integrating communication protocol selection with partitioning in hardware/software codesign, Proceedings of the 11th international symposium on System synthesis, p.111-116, December 02-04, 1998, Hsinchu, Taiwan, China
• 20: Peter Voigt Knudsen , Jan Madsen, PACE: A Dynamic Programming Algorithm for Hardware/Software Partitioning, Proceedings of the 4th International Workshop on Hardware/Software Co-Design, p.85, March 18-20, 1996
• 21: Tim Kogel , Malte Doerper , Andreas Wieferink , Rainer Leupers , Gerd Ascheid , Heinrich Meyr , Serge Goossens, A modular simulation framework for architectural exploration of on-chip interconnection networks, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA [doi>10.1145/944645.944648]
• 22: Paul Kohout , Brinda Ganesh , Bruce Jacob, Hardware support for real-time operating systems, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA [doi>10.1145/944645.944656]
• 23: Krzysztof Kuchcinski, Embedded system synthesis by timing constraints solving, Proceedings of the 10th international symposium on System synthesis, p.50-57, September 17-19, 1997, Antwerp, Belgium
• 24: Chingren Lee , Jenq Kuen Lee , TingTing Hwang , Shi-Chun Tsai, Compiler optimization on instruction scheduling for low power, Proceedings of the 13th international symposium on System synthesis, September 20-22, 2000, Madrid, Spain [doi>10.1145/501790.501803]
• 25: Rainer Leupers , Fabian David, A uniform optimization technique for offset assignment problems, Proceedings of the 11th international symposium on System synthesis, p.3-8, December 02-04, 1998, Hsinchu, Taiwan, China
• 26: Jie Liu , Marcello Lajolo , Alberto Sangiovanni-Vincentelli, Software timing analysis using HW/SW cosimulation and instruction set simulator, Proceedings of the 6th international workshop on Hardware/software codesign, p.65-69, March 15-18, 1998, Seattle, Washington, United States
• 27: Yung-Hsiang Lu , Luca Benini , Giovanni De Micheli, Low-power task scheduling for multiple devices, Proceedings of the eighth international workshop on Hardware/software codesign, p.39-43, May 2000, San Diego, California, United States [doi>10.1145/334012.334020]
• 28: Grant Martin , Luciano Lavagno , Jean Louis-Guerin, Embedded UML: a merger of real-time UML and co-design, Proceedings of the ninth international symposium on Hardware/software codesign, p.23-28, April 2001, Copenhagen, Denmark [doi>10.1145/371636.371660]
• 29: Hemendra Singh Negi , Tulika Mitra , Abhik Roychoudhury, Accurate estimation of cache-related preemption delay, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA [doi>10.1145/944645.944698]
• 30: Hristo Nikolov , Todor Stefanov , Ed Deprettere, Multi-processor system design with ESPAM, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea [doi>10.1145/1176254.1176306]
• 31: Johnny OEberg , Anshul Kumar , Ahmed Royal, Grammar-based Hardware Synthesis of Data Communication Protocols, Proceedings of the 9th international symposium on System synthesis, p.14, November 06-08, 1996
• 32: Umit Y. Ogras , Jingcao Hu , Radu Marculescu, Key research problems in NoC design: a holistic perspective, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA [doi>10.1145/1084834.1084856]
• 33: Takanori Okuma , Tohru Ishihara , Hiroto Yasuura, Real-Time Task Scheduling for a Variable Voltage Processor, Proceedings of the 12th international symposium on System synthesis, p.24, November 01-04, 1999
• 34: Maurizio Palesi , Tony Givargis, Multi-objective design space exploration using genetic algorithms, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado [doi>10.1145/774789.774804]
• 35: Preeti Ranjan Panda, SystemC: a modeling platform supporting multiple design abstractions, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada [doi>10.1145/500001.500018]
• 36: Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau, Architectural exploration and optimization of local memory in embedded systems, Proceedings of the 10th international symposium on System synthesis, p.90-97, September 17-19, 1997, Antwerp, Belgium
• 37: Pierre G. Paulin , Chuck Pilkington , Michel Langevin , Essaid Bensoudane , Gabriela Nicolescu, Parallel programming models for a multi-processor SoC platform applied to high-speed traffic management, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden [doi>10.1145/1016720.1016735]
• 38: Traian Pop , Petru Eles , Zebo Peng, Holistic scheduling and analysis of mixed time/event-triggered distributed embedded systems, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado [doi>10.1145/774789.774828]
• 39: Chuck Siska, A processor desription language supporting retargetable multi-pipeline DSP program development tools, Proceedings of the 11th international symposium on System synthesis, p.31-36, December 02-04, 1998, Hsinchu, Taiwan, China
• 40: J. Teich , T. Blickle , L. Thiele, An evolutionary approach to system-level synthesis, Proceedings of the 5th International Workshop on Hardware/Software Co-Design, p.167, March 24-26, 1997
• 41: G. Vanmeerbeeck , P. Schaumont , S. Vernalde , M. Engels , I. Bolsens, Hardware/software partitioning of embedded system in OCAPI-xl, Proceedings of the ninth international symposium on Hardware/software codesign, p.30-35, April 2001, Copenhagen, Denmark [doi>10.1145/371636.371665]
• 42: Manish Verma , Lars Wehmeyer , Peter Marwedel, Dynamic overlay of scratchpad memory for energy minimization, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden [doi>10.1145/1016720.1016748]
• 43: Maarten Wiggers , Marco Bekooij , Pierre Jansen , Gerard Smit, Efficient computation of buffer capacities for multi-rate real-time systems with back-pressure, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea [doi>10.1145/1176254.1176260]
• 44: Pieter van der Wolf , Erwin de Kock , Tomas Henriksson , Wido Kruijtzer , Gerben Essink, Design and programming of embedded multiprocessors: an interface-centric approach, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden [doi>10.1145/1016720.1016771]
• 45: Frédéric Worm , Paolo Ienne , Patrick Thiran , Giovanni De Micheli, An adaptive low-power transmission scheme for on-chip networks, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan [doi>10.1145/581199.581221]
• 46: Peng Yang , Francky Catthoor, Pareto-optimization-based run-time task scheduling for embedded systems, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA [doi>10.1145/944645.944680]

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.0 GENERAL
      Subjects: System architectures

Additional Classification:
  B. Hardware
  B.0 GENERAL

General Terms:
Design, Performance

Keywords:
citations, hardware/software codesign, system synthesis