Reliable performance analysis of a multicore multithreaded system-on-chip

ABSTRACT

Formal performance analysis is now regularly applied in the design of distributed embedded systems such as automotive electronics, where it greatly contributes to an improved predictability and platform robustness of complex networked systems. Even though it might be highly beneficial also in MpSoC design, formal performance analysis could not easily be applied so far, because the classical task communication model does not cover processor-memory traffic, which is an integral part of MpSoC timing. Introducing memory accesses as individual transactions under the classical model has shown to be inefficient, and previous approaches work well only under strict orthogonalization of different traffic streams.

Recent research has presented extensions of the classical task model and a corresponding analysis that covers performance implications of shared memory traffic. In this paper we present a multithreaded multiprocessors platform and multimedia application. We conduct performance analysis using the new analysis options and specifically benchmark the quality of the available approach. Our experiments show that corner case coverage can now be supplied with a very high accuracy, allowing to quickly investigate architectural alternatives.

REFERENCES

• 1: R. Racu, R. Ernst, K. Richter, and M. Jersak. A Virtual Platform for Architecture Integration and Optimization in Automotive Comm. Networks. SAE Congress, 2007.
• 2: M. Bekooij, O. Moreira, P. Poplavko, B. Mesman, M. Pastrnak, and J. van Meerbergen. Predictable embedded multiprocessor system design. In Proc. SCOPES workshop, Amsterdam, 2004.
• 3: Pierre Paulin , Chuck Pilkington , Essaid Bensoudane, StepNP: A System-Level Exploration Platform for Network Processors, IEEE Design & Test, v.19 n.6, p.17-26, November 2002 [doi>10.1109/MDT.2002.1047740]
• 4: Alexandru Andrei , Petru Eles , Zebo Peng , Jakob Rosen, Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip, Proceedings of the 21st International Conference on VLSI Design, p.103-110, January 04-08, 2008 [doi>10.1109/VLSI.2008.33]
• 5: Reinhard Wilhelm , Jakob Engblom , Andreas Ermedahl , Niklas Holsti , Stephan Thesing , David Whalley , Guillem Bernat , Christian Ferdinand , Reinhold Heckmann , Tulika Mitra , Frank Mueller , Isabelle Puaut , Peter Puschner , Jan Staschulat , Per Stenström, The worst-case execution-time problem—overview of methods and survey of tools, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.3, p.1-53, April 2008 [doi>10.1145/1347375.1347389]
• 6: Jurgen Stohr , Alexander von Bulow , Georg Farber, Bounding Worst-Case Access Times in Modern Multiprocessor Systems, Proceedings of the 17th Euromicro Conference on Real-Time Systems, p.189-198, July 06-08, 2005 [doi>10.1109/ECRTS.2005.10]
• 7: A. Siebenborn , O. Bringmann , W. Rosenstiel, Worst-case performance analysis of parallel, communicating software processes, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado [doi>10.1145/774789.774798]
• 8: T. Henriksson, P. van der Wolf, A. Jantsch, and A. Bruce. Network Calculus Applied to Verification of Memory Access Performance in SoCs. Workshop on Embedded Systems for Real-Time Multimedia, 2007.
• 9: Simon Schliecker , Matthias Ivers , Rolf Ernst, Integrated analysis of communicating tasks in MPSoCs, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea [doi>10.1145/1176254.1176325]
• 10: Pierre G. Paulin , Chuck Pilkington , Michel Langevin , Essaid Bensoudane , Gabriela Nicolescu, Parallel Programming Models for a Multi-Processor SoC Platform Applied to High-Speed Traffic Management, Proceedings of the international conference on Hardware/Software Codesign and System Synthesis: 2004, p.48-53, September 08-10, 2004 [doi>10.1109/CODES+ISSS.2004.46]
• 11: M. Paganini, Nomadik®: AMobile Multimedia Application Processor Platform, Proceedings of the 2007 conference on Asia South Pacific design automation, p.749-750, January 23-26, 2007 [doi>10.1109/ASPDAC.2007.358078]
• 12: Y. Bouchebaba , G. Nicolescu , El. Aboulhamid , F. Coelho, Buffer and register allocation for memory space optimization, Proceedings of the IEEE 17th International Conference on Application-specific Systems, Architectures and Processors, p.283-290, September 11-13, 2006 [doi>10.1109/ASAP.2006.20]
• 13: R. Henia, A. Hamann, M. Jersak, R. Racu, K. Richter, and R. Ernst. System level performance analysis-the SymTA/S approach. Computers and Digital Techniques, 152, 2005.
• 14: Samarjit Chakraborty , Simon Kunzli , Lothar Thiele, A General Framework for Analysing System Properties in Platform-Based Embedded System Designs, Proceedings of the conference on Design, Automation and Test in Europe, p.10190, March 03-07, 2003
• 15: M. Joseph and P. Pandya. Finding Response Times in a Real-Time System. The Computer Journal, 29, 1986.
• 16: Razvan Racu , Li Li , Rafik Henia , Arne Hamann , Rolf Ernst, Improved response time analysis of tasks scheduled under preemptive Round-Robin, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria [doi>10.1145/1289816.1289861]
• 17: P. Crowley and J.L. Baer. Worst-Case Execution Time Estimation for Hardware-assisted Multithreaded Processors. In Proc. 2nd Workshop on Network Processors, 2003.
• 18: Simon Schliecker, Mircea Negrean, and Rolf Ernst. Reliable Performance Analysis of a Multicore Multithreaded System-On-Chip (with appendix). Technical Report 22837, Technische Universität Braunschweig, 2008.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS
      Subjects: Performance attributes

General Terms:
Performance

Keywords:
case study, multiprocessor, performance analysis, shared memory