| Combination of instruction set simulation and abstract RTOS model execution for fast and accurate target software evaluation |
| Full text |
Pdf
(352 KB)
|
Source
|
International Conference on Hardware Software Codesign
archive
Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
table of contents
Atlanta, GA, USA
SESSION: Simulation and verification of embedded systems
table of contents
Pages 143-148
Year of Publication: 2008
ISBN:978-1-60558-470-6
|
|
Authors
|
|
Matthias Krause
|
FZI, Forschungszentrum Informatik, Karlsruhe, Germany
|
|
Dominik Englert
|
FZI, Forschungszentrum Informatik, Karlsruhe, Germany
|
|
Oliver Bringmann
|
FZI, Forschungszentrum Informatik, Karlsruhe, Germany
|
|
Wolfgang Rosenstiel
|
FZI, Forschungszentrum Informatik, Karlsruhe, Germany and Universität Tübingen, Tuebingen, Germany
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 13, Downloads (12 Months): 170, Citation Count: 1
|
|
|
ABSTRACT
Instruction set simulation and real time operating system modeling have become important issues for the design of distributed embedded systems. This paper presents a holistic approach to simulate a distributed, embedded system that includes target software, processing units, and abstract RTOS within a virtual prototype environment. The processing unit is modeled by an ISS, which is embedded in a SystemC environment to allow the integration into a platform model. In comparison to existing approaches, the RTOS is not directly running on the ISS but outsourced and replaced by an RTOS model. This step strongly reduces simulation time since the execution on the ISS is much more time consuming in contrast to the execution on the host processor. The results show the theoretical and measured performance gain depending on the RTOS scheduler and task switching.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
OSCI. http://www.systemc.org.
|
| |
2
|
SpecC. http://www.specc.org.
|
| |
3
|
RTEMS. http://www.rtems.com.
|
 |
4
|
|
| |
5
|
Torsten Kempf , Kingshuk Karuri , Stefan Wallentowitz , Gerd Ascheid , Rainer Leupers , Heinrich Meyr, A SW performance estimation framework for early system-level-design using fine-grained instrumentation, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
|
 |
6
|
Kingshuk Karuri , Mohammad Abdullah Al Faruque , Stefan Kraemer , Rainer Leupers , Gerd Ascheid , Heinrich Meyr, Fine-grained application source code profiling for ASIP design, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, Anaheim, California, USA
[doi> 10.1145/1065579.1065666]
|
 |
7
|
Stefan Kraemer , Lei Gao , Jan Weinstock , Rainer Leupers , Gerd Ascheid , Heinrich Meyr, HySim: a fast simulation framework for embedded software development, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria
[doi> 10.1145/1289816.1289837]
|
 |
8
|
|
 |
9
|
Achim Nohl , Gunnar Braun , Oliver Schliebusch , Rainer Leupers , Heinrich Meyr , Andreas Hoffmann, A universal technique for fast and flexible instruction-set architecture simulation, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
[doi> 10.1145/513918.513927]
|
| |
10
|
Simplescalar LLC. http://www.simplescalar.com.
|
| |
11
|
|
| |
12
|
Luca Benini , Davide Bertozzi , Davide Bruni , Nicola Drago , Franco Fummi , Massimo Poncino, SystemC Cosimulation and Emulation of Multiprocessor SoC Designs, Computer, v.36 n.4, p.53-59, April 2003
[doi> 10.1109/MC.2003.1193229]
|
| |
13
|
|
 |
14
|
|
| |
15
|
F. R. Boyer, Liping Yang, E. M. Aboulhamid, L. Charest, and G. Nicolescu. Multiple SimpleScalar Processors, with Introspection, under SystemC. Proc. of the 46th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS '03), Cairo, Egypt, 2003.
|
| |
16
|
|
| |
17
|
|
| |
18
|
P. Hastono, S. Klaus, and S.A. Huss. Real-Time Operating System Services for Realistic SystemC Simulation Models of Embedded Systems. Forum on Specification & Design Languages (FDL), MACC-University of Lille, France, 2004.
|
| |
19
|
J. Madsen, K. Virk, and M. J. Gonzalez. A SystemC-Based Abstract Real-Time Operating System Model for Multiprocessor System-on-Chip. Multiprocessor System-on-Chip, Morgan-Kaufmann Publishers, 2004.
|
| |
20
|
H. Posadas, J. A. Adamez, E. Villar, F. Blasco and F. Escuder. RTOS Modeling in SystemC for Real-Time Embedded SW Simulation: A POSIX Model. Design Automation for Embedded Systems, Vol. 10, No. 4, Springer, 2005.
|
 |
21
|
|
| |
22
|
|
 |
23
|
|
 |
24
|
|
| |
25
|
|
| |
26
|
|
 |
27
|
|
 |
28
|
Dohyung Kim , Chan-Eun Rhee , Youngmin Yi , Sungchan Kim , Hyunguk Jung , Soonhoi Ha, Virtual synchronization for fast distributed cosimulation of dataflow task graphs, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
[doi> 10.1145/581199.581238]
|
 |
29
|
|
| |
30
|
Y. Yi, D. Kim, and S. Ha. Fast and Accurate Cosimulation of MPSoC Using Trace-Driven Virtual Synchronization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 26, No. 12, 2007.
|
|