ACM Home Page
Please provide us with feedback. Feedback
Combination of instruction set simulation and abstract RTOS model execution for fast and accurate target software evaluation
Full text PdfPdf (352 KB)
Source
International Conference on Hardware Software Codesign archive
Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis table of contents
Atlanta, GA, USA
SESSION: Simulation and verification of embedded systems table of contents
Pages 143-148  
Year of Publication: 2008
ISBN:978-1-60558-470-6
Authors
Matthias Krause  FZI, Forschungszentrum Informatik, Karlsruhe, Germany
Dominik Englert  FZI, Forschungszentrum Informatik, Karlsruhe, Germany
Oliver Bringmann  FZI, Forschungszentrum Informatik, Karlsruhe, Germany
Wolfgang Rosenstiel  FZI, Forschungszentrum Informatik, Karlsruhe, Germany and Universität Tübingen, Tuebingen, Germany
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
SIGBED: ACM Special Interest Group on Embedded Systems
ACM: Association for Computing Machinery
SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 13,   Downloads (12 Months): 165,   Citation Count: 1
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1450135.1450168
What is a DOI?

ABSTRACT

Instruction set simulation and real time operating system modeling have become important issues for the design of distributed embedded systems. This paper presents a holistic approach to simulate a distributed, embedded system that includes target software, processing units, and abstract RTOS within a virtual prototype environment. The processing unit is modeled by an ISS, which is embedded in a SystemC environment to allow the integration into a platform model. In comparison to existing approaches, the RTOS is not directly running on the ISS but outsourced and replaced by an RTOS model. This step strongly reduces simulation time since the execution on the ISS is much more time consuming in contrast to the execution on the host processor. The results show the theoretical and measured performance gain depending on the RTOS scheduler and task switching.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
OSCI. http://www.systemc.org.
 
2
SpecC. http://www.specc.org.
 
3
RTEMS. http://www.rtems.com.
4
 
5
6
7
8
9
 
10
Simplescalar LLC. http://www.simplescalar.com.
 
11
 
12
 
13
14
 
15
F. R. Boyer, Liping Yang, E. M. Aboulhamid, L. Charest, and G. Nicolescu. Multiple SimpleScalar Processors, with Introspection, under SystemC. Proc. of the 46th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS '03), Cairo, Egypt, 2003.
 
16
 
17
 
18
P. Hastono, S. Klaus, and S.A. Huss. Real-Time Operating System Services for Realistic SystemC Simulation Models of Embedded Systems. Forum on Specification & Design Languages (FDL), MACC-University of Lille, France, 2004.
 
19
J. Madsen, K. Virk, and M. J. Gonzalez. A SystemC-Based Abstract Real-Time Operating System Model for Multiprocessor System-on-Chip. Multiprocessor System-on-Chip, Morgan-Kaufmann Publishers, 2004.
 
20
H. Posadas, J. A. Adamez, E. Villar, F. Blasco and F. Escuder. RTOS Modeling in SystemC for Real-Time Embedded SW Simulation: A POSIX Model. Design Automation for Embedded Systems, Vol. 10, No. 4, Springer, 2005.
21
 
22
23
24
 
25
 
26
27
28
29
 
30
Y. Yi, D. Kim, and S. Ha. Fast and Accurate Cosimulation of MPSoC Using Trace-Driven Virtual Synchronization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 26, No. 12, 2007.


Collaborative Colleagues:
Matthias Krause: colleagues
Dominik Englert: colleagues
Oliver Bringmann: colleagues
Wolfgang Rosenstiel: colleagues