| Simulation and embedded software development for Anton, a parallel machine with heterogeneous multicore ASICs |
| Full text |
Pdf
(438 KB)
|
Source
|
International Conference on Hardware Software Codesign
archive
Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis
table of contents
Atlanta, GA, USA
SESSION: Simulation and verification of embedded systems
table of contents
Pages 125-130
Year of Publication: 2008
ISBN:978-1-60558-470-6
|
|
Authors
|
|
J. P. Grossman
|
D. E. Shaw Research, New York, NY, USA
|
|
Cliff Young
|
D. E. Shaw Research, New York, NY, USA
|
|
Joseph A. Bank
|
D. E. Shaw Research and Reservoir Labs, New York, NY, USA
|
|
Kenneth Mackenzie
|
D. E. Shaw Research and Reservoir Labs, New York, NY, USA
|
|
Douglas J. Ierardi
|
D. E. Shaw Research, New York, NY, USA
|
|
John K. Salmon
|
D. E. Shaw Research, New York, NY, USA
|
|
Ron O. Dror
|
D. E. Shaw Research, New York, NY, USA
|
|
David E. Shaw
|
D. E. Shaw Research, New York, NY, USA
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 27, Downloads (12 Months): 164, Citation Count: 0
|
|
|
ABSTRACT
Anton, a special-purpose parallel machine currently under construction, is the result of a significant hardware-software codesign effort that relied heavily on an architectural simulator. One of this simulator's many important roles is to support the development of embedded software (software that runs on Anton's ASICs), which is challenging for several reasons. First, the Anton ASIC is a heterogeneous multicore system-on-a-chip, with three types of embedded cores tightly coupled to special-purpose hardware units. Second, a standard 512-ASIC configuration contains a total of 6,656 distinct embedded cores, all of which must be explicitly modeled within the simulator. Third, a portion of the embedded software is dynamically generated at simulation time. This paper discusses the various ways in which the Anton simulator addresses these challenges. We use a hardware abstraction layer that allows embedded software source code to be compiled without modification for either the simulation host or the hardware target. We report on the effectiveness of embedding golden-model testbenches within the simulator to verify embedded software as it runs. We also describe our hardware-software cosimulation strategy for dynamically generated embedded software. Finally, we use a methodology that we refer to as concurrent mixed-level simulation to model embedded cores within massively parallel systems. These techniques allow the Anton simulator to serve as an efficient platform for embedded software development.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
|
 |
2
|
|
 |
3
|
Lei Gao , Stefan Kraemer , Rainer Leupers , Gerd Ascheid , Heinrich Meyr, A fast and generic hybrid simulation approach using C virtual machine, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria
[doi> 10.1145/1289881.1289885]
|
 |
4
|
|
| |
5
|
D. Keppel. Tools and techniques for building fast portable threads packages. Technical Report UWCSE 93-05-06. University of Washington Dept. of Computer Science and Engineering, 1993.
|
 |
6
|
Stefan Kraemer , Lei Gao , Jan Weinstock , Rainer Leupers , Gerd Ascheid , Heinrich Meyr, HySim: a fast simulation framework for embedded software development, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria
[doi> 10.1145/1289816.1289837]
|
| |
7
|
J. S. Kuskin, C. Young, J.P. Grossman, B. Batson, M. Deneroff, R. O. Dror and D. E. Shaw. Incorporating flexibility in Anton, a specialized machine for molecular dynamics simulation. 14th International Symposium on High-Performance Computer Architecture (HPCA-14), Salt Lake City, UT, Feb. 16-20, 2008, 343--354.
|
| |
8
|
R. H. Larson, J. K. Salmon, R. O. Dror, M. Deneroff, R. C. Young, J.P. Grossman, Y. Shan, J. L. Klepeis and D. E. Shaw. High-throughput pairwise point interactions in Anton, a specialized machine for molecular dynamics simulation. 14th International Symposium on High-Performance Computer Architecture (HPCA-14), Salt Lake City, UT, Feb. 16-20, 2008, 331--342.
|
| |
9
|
|
 |
10
|
Achim Nohl , Gunnar Braun , Oliver Schliebusch , Rainer Leupers , Heinrich Meyr , Andreas Hoffmann, A universal technique for fast and flexible instruction-set architecture simulation, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
[doi> 10.1145/513918.513927]
|
 |
11
|
|
| |
12
|
|
 |
13
|
David E. Shaw , Martin M. Deneroff , Ron O. Dror , Jeffrey S. Kuskin , Richard H. Larson , John K. Salmon , Cliff Young , Brannon Batson , Kevin J. Bowers , Jack C. Chao , Michael P. Eastwood , Joseph Gagliardo , J. P. Grossman , C. Richard Ho , Douglas J. Ierardi , István Kolossváry , John L. Klepeis , Timothy Layman , Christine McLeavey , Mark A. Moraes , Rolf Mueller , Edward C. Priest , Yibing Shan , Jochen Spengler , Michael Theobald , Brian Towles , Stanley C. Wang, Anton, a special-purpose machine for molecular dynamics simulation, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA
|
| |
14
|
P. K. Szwed, D. Marques, R. M. Buels, S. A. McKee and M. Schulz. SimSnap: fast-forwarding via native execution and application-level checkpointing. Eighth Annual Workshop on Interaction between Compilers and Computer Architectures (INTERACT '04), Madrid, Spain, Feb. 15, 2004, 65--74.
|
| |
15
|
Tensilica, Inc. http://www.tensilica.com.
|
| |
16
|
Tensilica, Inc. Xtensa XTMP. http://www.tensilica.com/products/sw_xtmp_xtsc.htm
|
| |
17
|
|
 |
18
|
|
 |
19
|
|
 |
20
|
|
| |
21
|
V. Živojnović, S. Tjiang and J. Meyr. Compiled simulation of programmable DSP architectures. 1995 IEEE Workshop on VLSI Signal Processing, Sakai, Japan, 1995, 27--35.
|
|