A performance-oriented hardware/software partitioning for datapath applications

ABSTRACT

This article proposes a hardware/software partitioning method targeted to performance-constrained systems for datapath applications. Exploiting a platform based design, a Timed Petri Net formalism is proposed to represent the mapping of the application onto the platform, allowing to statically extract performance estimations in early phases of the design process and without the need of expensive simulations. The mapping process is generalized in order to allow an automatic exploration of the solution space, that identifies the best performance/area configurations among several application-architecture combinations. The method is evaluated implementing a typical datapath performance constrained system, i.e. a packet processing application.

REFERENCES

• 1: Bart Kienhuis , Ed Deprettere , Kees Vissers , Pieter van der Wolf, An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures, Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors, p.338, July 14-16, 1997
• 2: Christian Haubelt , Joachim Falk , Joachim Keinert , Thomas Schlichter , Martin Streubühr , Andreas Deyhle , Andreas Hadert , Jürgen Teich, A SystemC-based design methodology for digital signal processing systems, EURASIP Journal on Embedded Systems, v.2007 n.1, p.15-15, January 2007 [doi>10.1155/2007/47580]
• 3: Kyoko Ueda , Keishi Sakanushi , Yoshinori Takeuchi , Masaharu Imai, Architecture-Level Performance Estimation for IP-Based Embedded Systems, Proceedings of the conference on Design, automation and test in Europe, p.21002, February 16-20, 2004
• 4: W. M. Zubereck, Timed Petri Nets - definitions, properties and applications; Microelectronic and Reliability, pp 627--644, 1991.
• 5: Alexander Maxiaguine , Simon Künzli , Samarjit Chakraborty , Lothar Thiele, Rate analysis for streaming applications with on-chip buffer constraints, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, January 27-30, 2004, Yokohama, Japan
• 6: Nicholas H. Zamora , Xiaoping Hu , Radu Marculescu, System-level performance/power analysis for platform-based design of multimedia applications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.1, p.2-es, January 2007 [doi>10.1145/1188275.1188277]
• 7: P. Maciel, E. Barros, W. Rosenstiel, A Petri Net Model for Hardware/Software Codesign, Journal Design Automation for Embedded Systems, Springer, 1999.
• 8: T. Murata, Petri Nets: Properties, Analysis and Applications, Proceedings IEEE, Vol.77, N.4, 1989.
• 9: RFC1812: Requirements for IP Version 4 Routers, RFC Editor, United States, 1995.
• 10: Altera Corporation website, www.altera.com.
• 11: CPN Tools website, www.daimi.au.dk/CPnets/.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Real-time and embedded systems

General Terms:
Design, Performance

Keywords:
hardware/software systems, performance oriented patitioning