ACM Home Page
Please provide us with feedback. Feedback
Concurrency emulation and analysis of parallel applications for multi-processor system-on-chip co-design
Full text PdfPdf (482 KB)
Source
International Conference on Hardware Software Codesign archive
Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis table of contents
Atlanta, GA, USA
SESSION: Analysis of parallel application and architecture synthesis table of contents
Pages 7-12  
Year of Publication: 2008
ISBN:978-1-60558-470-6
Authors
Giovanni Beltrame  European Space Agency, Noordwijk, Netherlands
Luca Fossati  Politecnico di Milano, Milan, Italy
Donatella Sciuto  Politecnico di Milano, Milan, Italy
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
SIGBED: ACM Special Interest Group on Embedded Systems
ACM: Association for Computing Machinery
SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 18,   Downloads (12 Months): 127,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1450135.1450138
What is a DOI?

ABSTRACT

This paper presents a novel technique for the modeling and the simulation of parallel applications for Multi-Processor Systems-on-Chip (MPSoCs). This technique consists of an application-transparent emulation of OS primitives, including task creation, scheduling, synchronization etc.; this emulation guarantees compatibility with any program compiled against the standard POSIX library, independently of the target OS. This methodology can be used to perform initial HW/SW partitioning and concurrent engineering of a given application, as it allows any software routine to be transparently emulated with SystemC modules. The proposed approach has been verified on a large set of multi-threaded benchmarks, with both POSIX Threads and OpenMP programming styles. Results show that our methodology enables (a) fast simulation of POSIX applications, (b) accurate analysis of multi-threaded applications, and (c) co-design and fast preliminary hardware-software partitioning.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
 
3
 
4
B. Foote and R. E. Johnson. Reflective facilities in smalltalk-80. pages 327--335, 1989.
 
5
 
6
S. Honda, T. Wakabayashi, H. Tomiyama, and H. Takada. RTOS-centric hardware/software cosimulator for embedded system design. pages 158--163, 2004.
 
7
H. Jin, M. Frumkin, and J. Yan. The OpenMP Implementation of NAS Parallel Benchmarks and Its Performance.
 
8
 
9
H. Posadas, J. Ádamez, P. Sánchez, E. Villar, and F. Blasco. POSIX modeling in SystemC. pages 485--490, 2006.
 
10
 
11
12
 
13
SWARM http://www.cl.cam.ac.uk/~mwd24/phd/swarm.html.
 
14
 
15
S. Yoo, G. Nicolescu, L. Gauthier, and A. Jerraya. Automatic Generation Including Fast Timed Simulation Models of Operating Systems in Multiprocessor SoC Communication Design. 2002.

Collaborative Colleagues:
Giovanni Beltrame: colleagues
Luca Fossati: colleagues
Donatella Sciuto: colleagues