Energy efficient streaming applications with guaranteed throughput on MPSoCs

ABSTRACT

In this paper we present a design space exploration flow to achieve energy efficiency for streaming applications on MPSoCs while meeting the specified throughput constraints. The public domain simulators Sim-Panalyzer and Cacti are used to estimate the energy dissipations of the parameterized architectural components. As the main contributions, we schedule the streaming applications on a multi-clock synchronous modeling framework, guarantee the application timing properties by throughput analysis, and customize both processor voltage-frequency levels and memory sizes in the design space to optimize the application pipeline parallelism for energy efficiency. Two widely used heuristic algorithms (i.e., greedy and taboo search) are used during the design optimization process. Our experiments show an energy reduction of 21% without any loss in application throughput compared with an ad-hoc approach.

REFERENCES

• 1: ARM Ltd. http://www.arm.com.
• 2: The SimpleScalar-RM power modeling project. http://www.eecs.umich.edu/~panalyzer/.
• 3: Luca Benini , Marco Ferrero , Alberto Macii , Enrico Macii , Massimo Poncino, Supporting system-level power exploration for DSP applications, Proceedings of the 10th Great Lakes symposium on VLSI, p.17-22, March 02-04, 2000, Chicago, Illinois, United States [doi>10.1145/330855.330945]
• 4: F. Boussinot and R. De Simone. The ESTEREL language. Proceedings of the IEEE, 79(9):1293--1304, September 1991.
• 5: D. Cvijovic and J. Klinowski. Taboo Search: An Approach to the Multiple Minima Problem. Science, 267:664--666, Feb. 1995.
• 6: Marc Duranton, The Challenges for High Performance Embedded Systems, Proceedings of the 9th EUROMICRO Conference on Digital System Design, p.3-7, August 30-September 01, 2006 [doi>10.1109/DSD.2006.87]
• 7: C. Erbas. System-Level Modeling and Design Space Exploration for Multiprocessor Embedded System-on-Chip Architectures. PhD thesis, 2006.
• 8: Michael I. Gordon , William Thies , Saman Amarasinghe, Exploiting coarse-grained task, data, and pipeline parallelism in stream programs, ACM SIGOPS Operating Systems Review, v.40 n.5, December 2006
• 9: R. Govindarajan , Guang R. Gao , Palash Desai, Minimizing Buffer Requirements under Rate-Optimal Schedule in Regular Dataflow Networks, Journal of VLSI Signal Processing Systems, v.31 n.3, p.207-229, July 2002 [doi>10.1023/A:1015452903532]
• 10: P. L. Guernic, J. Talpin, and J. L. Lann. Polychrony for system design. Journal of Circuits, Systems and Computers. Special Issue on Application Specific Hardware Design, 2002.
• 11: N. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud. The synchronous data flow programming language LUSTRE. Proceedings of the IEEE, 79(9):1305--1320, September 1991.
• 12: Jingcao Hu , Radu Marculescu, Energy-aware mapping for tile-based NoC architectures under performance constraints, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan [doi>10.1145/1119772.1119818]
• 13: A. Jantsch and I. Sander. Models of computation and languages for embedded system design. In IEE Proceedings on Computers and Digital Techniques, pages 114--129, 2005.
• 14: P. Le Guernic, T. Gautier, M. Le Borgne, and C. Le Marie. Programming real-time applications with SIGNAL. Proceedings of the IEEE, 79(9):1321--1335, September 1991.
• 15: Edward Ashford Lee , David G. Messerschmitt, Static scheduling of synchronous data flow programs for digital signal processing, IEEE Transactions on Computers, v.36 n.1, p.24-35, Jan. 1987 [doi>10.1109/TC.1987.5009446]
• 16: E. A. Lee and T. M. Parks. Dataflow process networks. IEEE Proceedings, 83(5):773--799, May 1995.
• 17: E. A. Lee and A. Sangiovanni-Vincentelli. A framework for comparing models of computation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 17(12):1217--1229, December 1998.
• 18: Mikael Millberg , Erland Nilsson , Rikard Thid , Axel Jantsch, Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip, Proceedings of the conference on Design, automation and test in Europe, p.20890, February 16-20, 2004
• 19: I. Sander and A. Jantsch. System modeling and transformational design refinement in ForSyDe. IEEE Trans. on CAD of Integrated Circuits and Systems, 23(1):17--32, 2004.
• 20: Sundararajan Sriram , Shuvra S. Bhattacharyya, Embedded Multiprocessors: Scheduling and Synchronization, Marcel Dekker, Inc., New York, NY, 2000
• 21: Sander Stuijk , Marc Geilen , Twan Basten, Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147138]
• 22: Shih-wei Liao , Zhaohui Du , Gansha Wu , Guei-Yuan Lueh, Data and Computation Transformations for Brook Streaming Applications on Multiprocessors, Proceedings of the International Symposium on Code Generation and Optimization, p.196-207, March 26-29, 2006 [doi>10.1109/CGO.2006.13]
• 23: S. J. Wilton and N. P. Jouppi. Cacti: An enhanced cache access and cycle time model. IEEE Journal of Solid-State Circuits, 31(5):677--688, 1996.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS
      Subjects: Modeling techniques

General Terms:
Design, Experimentation, Performance

Keywords:
energy efficiency, mpsocs, streaming applications, synchronous moc