A PRAM and NAND flash hybrid architecture for high-performance embedded storage subsystems

ABSTRACT

NAND flash-based storage is widely used in embedded systems due to its numerous benefits: low cost, high density, small form factor and so on. However, NAND flash-based storage is still suffering from serious performance degradation for random or small size write access. This degradation mainly comes from the physical constraints of NAND flash: erase-before-program and different unit size of erase and program operations. To overcome these constraints, we propose to use PRAM (Phase-change RAM) which supports advanced features: fast byte access capability and no requirement for erase-before-program.

In this paper, we focus on developing a high-performance NAND flash-based storage system by maximally exploiting the advanced feature of PRAM, in terms of performance and wearing out. To do this, we first propose a new hybrid storage architecture which consists of PRAM and NAND flash. Second, we devise two novel software schemes for the proposed hybrid storage architecture; FSMS (File System Metadata Separation) and hFTL (hybrid Flash Translation Layer). Finally, we demonstrate that our hybrid architecture increases the performance up to 290% and doubles the lifespan compared to the existing NAND flash only storage systems.

REFERENCES

• 1: R. Bez, E. Camerlenghi, A. Modelli and A. Visconti, , 2003. Introduction to Flash Memory, Proceeding of the IEEE, Vol 91, No 4, 2003
• 2: G. H. Koh and et el., 2004. PRAM Process Technology. Proceeding of the IEEE International Conference on Integrated Circuit Design and Technology, 2004.
• 3: Kinam Kim and G. H. Koh, 2004. Future Memory Technology including Emerging New Memories. Proceedings of 24th International Conference on Microelectronics, NIS, Serbia and Montenegro, May, 2004.
• 4: Mun-Kyu Choi and et el., 2002. A 0.25um 3.0V 1T1C 32Mb Nonvolatile Ferroelectric RAM with Address Transition Detector and Current Forcing Latch Sense Amplifier Scheme. IEEE Journal of Solid-State Circuits 37, 2002.
• 5: J. Kim, J. M. Kim, S. Noh, S. L. Min, and Y.Cho, 2007. A space-efficient flash translation layer for CompactFlash systems, IEEE Transactions on Consumer Electronics, 48(2), pp. 366--375 (2002).
• 6: Mark DeVoss, 2007. The Winds of Phase Change are Blowing. Market Brief, iSuppli, May 2007.
• 7: Ethan L. Miller , Scott A. Brandt , Darrell D. E. Long, HeRMES: High-Performance Reliable MRAM-Enabled Storage, Proceedings of the Eighth Workshop on Hot Topics in Operating Systems, p.95, May 20-22, 2001
• 8: Nathan K. Edel, Ethan L. Miller, Karl S. Brandt and Scott A. Brandt, 2004. Measuring the Compressibility of Metadata and Small Files for Disk/NVRAM Hybrid Storage Systems. in Proceedings of the International Symposium on Performance Evaluation of Computer and Telecommunication Systems(SPECTS'04), San Jose, CA, July (2004).
• 9: An-I Wang , Peter L. Reiher , Gerald J. Popek , Geoffrey H. Kuenning, Conquest: Better Performance Through a Disk/Persistent-RAM Hybrid File System, Proceedings of the General Track of the annual conference on USENIX Annual Technical Conference, p.15-28, June 10-15, 2002
• 10: Sang-Won Lee , Dong-Joo Park , Tae-Sun Chung , Dong-Ho Lee , Sangwon Park , Ha-Joo Song, A log buffer-based flash translation layer using fully-associative sector translation, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.3, p.18-es, July 2007 [doi>10.1145/1275986.1275990]
• 11: Jeong-Uk Kang , Heeseung Jo , Jin-Soo Kim , Joonwon Lee, A superblock-based flash translation layer for NAND flash memory, Proceedings of the 6th ACM & IEEE International conference on Embedded software, October 22-25, 2006, Seoul, Korea [doi>10.1145/1176887.1176911]
• 12: Chin-Hsien Wu , Tei-Wei Kuo, An adaptive two-level management for the flash translation layer in embedded systems, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California [doi>10.1145/1233501.1233624]
• 13: Drew Roselli , Jacob R. Lorch , Thomas E. Anderson, A comparison of file system workloads, Proceedings of the annual conference on USENIX Annual Technical Conference, p.4-4, June 18-23, 2000, San Diego, California
• 14: Intel Corporation, 1998. Understanding the flash translation layer (FTL) specification. http://developer.intel.com, 1998.
• 15: A. Ban. Flash file system. United States Patent, No. 5,404,485, April (1995).
• 16: C. Association, http://www.compactflash.org.
• 17: EETIMES, Samsung introduces working prototype of PRAM http://www.eetimes.com (2006/9/11).
• 18: IOZone benchmark, http://www.iozone.org.
• 19: Andrew Birrell , Michael Isard , Chuck Thacker , Ted Wobber, A design for high-performance flash disks, ACM SIGOPS Operating Systems Review, v.41 n.2, p.88-93, April 2007 [doi>10.1145/1243418.1243429]
• 20: Threaded I/O benchmark, http://sourceforge.net/projects/tiobench
• 21: Samsung Electronics, Datasheet K9G8G08UOM, 2006.
• 22: Samsung Electronics, Datasheet KPS1215EZM, 2006.

INDEX TERMS

Primary Classification:
  D. Software
  D.4 OPERATING SYSTEMS
      D.4.2 Storage Management
          Subjects: Storage hierarchies

General Terms:
Design, Experimentation, Performance

Keywords:
file system, flash translation layer (ftl), nand flash, pram