Code generation schema for modulo scheduled loops

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	(Special issue on IBM RISC System/6000 processor). IBM Journal of Research and Development 34, i (i990).
	2	J. R. Allen , Ken Kennedy , Carrie Porterfield , Joe Warren, Conversion of control dependence to data dependence, Proceedings of the 10th ACM SIGACT-SIGPLAN symposium on Principles of programming languages, p.177-189, January 24-26, 1983, Austin, Texas [doi>10.1145/567067.567085]
	3	Michael Butler , Tse-Yu Yeh , Yale Patt , Mitch Alsup , Hunter Scales , Michael Shebanow, Single instruction stream parallelism is greater than two, Proceedings of the 18th annual international symposium on Computer architecture, p.276-286, May 27-30, 1991, Toronto, Ontario, Canada
	4	Char!esworth, A.E. An approach to scientific array processing: the architectural design of the AP-120B/FPS-164 family. IEEE Computer 14, 9 (1981), 18-27.
	5	James C. Dehnert , Peter Y.-T. Hsu , Joseph P. Bratt, Overlapped loop support in the Cydra 5, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.26-38, April 03-06, 1989, Boston, Massachusetts, United States
	6	K. Ebcioğlu , Toshio Nakatani, A new compilation technique for parallelizing loops with unpredictable branches on a VLIW architecture, Selected papers of the second workshop on Languages and compilers for parallel computing, p.213-229, May 1990, Urbana, Illinois, United States
	7	Fisher, J.A. Trace scheduling: a technique for global microcode compaction. IEEE Transactions on Computers C- 30, 7 (1981).
	8	Foster, C.C., and Riseman, E.M. Percolation of code to enhance parallel dispatching and execution. IEEE Transactions on Computers C-21, 12 (1972), 1411-1415.
	9	Hsu, P.Y.-T. Highly Concurrent Scalar Processing. Coordinated Science Lab. Technical Report CSG-49. University of Illinois, 1986.
	10	Suneel Jain, Circular scheduling: a new technique to perform software pipelining, Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, p.219-228, June 24-28, 1991, Toronto, Ontario, Canada
	11	M. Lam, Software pipelining: an effective scheduling technique for VLIW machines, Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation, p.318-328, June 20-24, 1988, Atlanta, Georgia, United States
	12	Roland L. Lee , Alex Y. Kwok , Fayé A. Briggs, The floating point performance of a superscalar SPARC processor, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.28-37, April 08-11, 1991, Santa Clara, California, United States
	13	Scott A. Mahlke , William Y. Chen , Wen-mei W. Hwu , B. Ramakrishna Rau , Michael S. Schlansker, Sentinel scheduling for VLIW and superscalar processors, Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, p.238-247, October 12-15, 1992, Boston, Massachusetts, United States
	14	Nicolau, A., and Fisher, J.A. Measuring the parallelism available for very long instruction word architectures. IEEE Transactions on Comp,ters C-33.
	15	Alexandru Nicolau , Roni Potasman, Realistic scheduling: compaction for pipelined architectures, Proceedings of the 23rd annual workshop and symposium on Microprogramming and microarchitecture, p.69-79, November 27-29, 1990, Orlando, Florida, United States
	16	B. R. Rau , C. D. Glaeser, Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing, Proceedings of the 14th annual workshop on Microprogramming, p.183-198, December 01-01, 1981, Chatham, Massachusetts, United States
	17	B. R. Rau , M. Lee , P. P. Tirumalai , M. S. Schlansker, Register allocation for software pipelined loops, Proceedings of the ACM SIGPLAN 1992 conference on Programming language design and implementation, p.283-299, June 15-19, 1992, San Francisco, California, United States
	18	Rau, B.R., Schlansker, M.S., and Tirumalai, P.P. Code generation schemas for modulo scheduled DO-loops and Laboratories, 1992.
	19	B. Ramakrishna Rau , David W. L. Yen , Wei Yen , Ross A. Towie, The Cydra 5 Departmental Supercomputer: Design Philosophies, Decisions, and Trade-Offs, Computer, v.22 n.1, p.12-26, 28-30, 32-35, January 1989 [doi>10.1109/2.19820]
	20	Riseman, E.M., and Foster, C.C. The inhibition of potential parallelism by conditional jumps, iEEE Transactions on Computers C-21, 12 (1972), 1405-1411.
	21	Bogong Su , Jian Wang, GURPR*: a new global software pipelining algorithm, Proceedings of the 24th annual international symposium on Microarchitecture, p.212-216, September 1991, Albuquerque, New Mexico, Puerto Rico [doi>10.1145/123465.123509]
	22	P. Tirumalai , M. Lee , M. Schlansker, Parallelization of loops with exits on pipelined architectures, Proceedings of the 1990 conference on Supercomputing, p.200-212, October 1990, New York, New York, United States
	23	Tjaden, G.S., and Flynn, M.J. Detection and parallel execution OI pigasiel iu~tructlun~, tg~,f-, Transactions on Computers C-19 10 (1970), 889-895.
	24	Roy F. Touzeau, A Fortran compiler for the FPS-164 scientific computer, Proceedings of the 1984 SIGPLAN symposium on Compiler construction, p.48-57, June 17-22, 1984, Montreal, Canada
	25	David W. Wall, Limits of instruction-level parallelism, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.176-188, April 08-11, 1991, Santa Clara, California, United States