ACM Home Page
Please provide us with feedback. Feedback
An efficient resource-constrained global scheduling technique for superscalar and VLIW processors
Full text PdfPdf (2.05 MB)
Source International Symposium on Microarchitecture archive
Proceedings of the 25th annual international symposium on Microarchitecture table of contents
Portland, Oregon, United States
Pages: 55 - 71  
Year of Publication: 1992
ISBN:0-8186-3175-9
Also published in ...
Authors
Sponsors
IEEE-CS : Computer Society
SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing
Publisher
IEEE Computer Society Press  Los Alamitos, CA, USA
Bibliometrics
Downloads (6 Weeks): 8,   Downloads (12 Months): 25,   Citation Count: 44
Additional Information:

references   cited by   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/144953.145000
What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
2
3
 
4
 
5
 
6
 
7
 
8
K. Ebcioglu. Some Design ideas for a VLIW Architecture for Sequential Natured Software. In M. Cosnard et al., editor, Parallel Processing(proceedings of IFIP WG 10.3 Working Conference on Parallel Processing (Pisa, Italy), pages 3-21. North Holland, April 1988.
 
9
10
 
11
 
12
S.-M. Moon and K. Ebcioglu. An Efficient Resource- Constrained Global Scheduling Techniques for Superscalar and VLIW processors. Research Report RC 17962, IBM Research Division, T.J. Watson Research Center, Apr 1992.
 
13
 
14
J. Schwartz and M. Sharir. A design for optimizations of the bit vectoring class. Technical Report 17, Courant Institute Computer Science, Sep 1979.
 
15
16
17
 
18
IBM. A Special Issue on IBM RISC System/6000. IBM Journal of Research and Development, 34(1), Jan 1990.
 
19
K. Ebcio~,lu. An efficient logic programming language and its application to music. In Proceedings of the fourth International Conference on Logic Programming, pages 513-532, May 1987.
 
20
T. Gross and M. Ward. The Suppression of Compensation Code. In D. Gelernter et al., editor, Proceedings of the 3rd workshop on Programming Languages and Compilers for Parallel Computing, pages 260-273. Pitman/MIT Press, 1990.
21
 
22
R. Gupta and M.L. Sofia. Region Scheduling. In Proceedings of the second International Conference on Supercomputing, pages 3:141-148, May 1987.
23

CITED BY  44

Collaborative Colleagues:
Soo-Mook Moon: colleagues
Kemal Ebcioğlu: colleagues