On the instruction-level characteristics of scalar code in highly-vectorized scientific applications

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

On the instruction-level characteristics of scalar code in highly-vectorized scientific applications

Full text

Pdf (1.16 MB)

Source

International Symposium on Microarchitecture archive
Proceedings of the 25th annual international symposium on Microarchitecture table of contents

Portland, Oregon, United States

Pages: 20 - 28

Year of Publication: 1992

ISBN:0-8186-3175-9

Also published in ...

Authors

Sriram Vajapeyam
Wei-Chung Hsu

Sponsors

IEEE-CS : Computer Society
SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing

Publisher

IEEE Computer Society Press Los Alamitos, CA, USA

Bibliometrics

Downloads (6 Weeks): 2, Downloads (12 Months): 12, Citation Count: 0

Additional Information:

references index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/144953.144982 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	Aust92a	Todd M. Austin , Gurindar S. Sohi, Dynamic dependency analysis of ordinary programs, Proceedings of the 19th annual international symposium on Computer architecture, p.342-351, May 19-21, 1992, Queensland, Australia
	Blan92a	Greg Blanck , Steve Krueger, The SuperSPARC microprocessor, Proceedings of the thirty-seventh international conference on COMPCON, p.136-141, January 1992, San Francisco, California, United States
	Butl91a	Michael Butler , Tse-Yu Yeh , Yale Patt , Mitch Alsup , Hunter Scales , Michael Shebanow, Single instruction stream parallelism is greater than two, Proceedings of the 18th annual international symposium on Computer architecture, p.276-286, May 27-30, 1991, Toronto, Ontario, Canada
	CRI88a	CRI, "The CRAY Y-MP Series of Computer Systems," Cray Research Inc., Publication No. CCMP-0301, February 1988.
	Cybe90a	G. Cybenko, L. Kipp, L. Pointer, and D. Kuck, "Supercomputer Performance Evaluation and the Perfect Benchmarks," in CSRD Report No. 965, University of Illinois, March 1990.
	Iino92a	H. Iino, H. Takahashi, T. Sukemura, M. Kimura, K. Fujita, and S. Mori, "A 289MFLOPS Single-Chip Supercomputer," Proceedings International Solid-State Gircuits Conference, February 1992.
	Joup89a	N. P. Jouppi , D. W. Wall, Available instruction-level parallelism for superscalar and superpipelined machines, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.272-282, April 03-06, 1989, Boston, Massachusetts, United States
	Joup89b	N. P. Jouppi, The Nonuniform Distribution of Instruction-Level and Machine Parallelism and its Effect on Performance, IEEE Transactions on Computers, v.38 n.12, p.1645-1658, December 1989 [doi>10.1109/12.40844]
	Manua	Unix Programmer's Manual, "pixie command."
	McMa86a	F. H. McMahon, The Livermore FORTRAN Kernels: A Computer Test of the Numerical Performance Range. Research Report: Lawrence Livermore Laboratories, December 1986.
	Nico84a	A. Nicolau and J. A. Fisher, "Measuring the Parallelism Available for Very Long Instruction Work Architectures," IEEE Transactions on Computers, vol. C-33, November 1984.
	Oehl90a	R. R. Oehler , R. D. Groves, IBM RISC System/6000 processor architecture, IBM Journal of Research and Development, v.34 n.1, p.23-36, Jan. 1990
	Okam91a	F. Okamoto, Y. Hagihara, C. Ohkubo, N. Nishi, H. Yamada, and T. Enomoto, "A 200-MFLOPS 100-MHz 64-b BiCMOS Vector-Pipelined Processor (VPP) ULSI," IEEE Journal of Solid-State Circuits, December 1991.
	Smit89a	M. D. Smith , M. Johnson , M. A. Horowitz, Limits on multiple instruction issue, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.290-302, April 03-06, 1989, Boston, Massachusetts, United States
	Sohi89a	Gurindar S. Sohi , Sriram Vajapeyam, Tradeoffs in instruction format design for horizontal architectures, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.15-25, April 03-06, 1989, Boston, Massachusetts, United States
	Vaja91a	Sriram Vajapeyam, Instruction-level characterization of the Cray Y-MP processor, University of Wisconsin at Madison, Madison, WI, 1992
	Vaja91b	Sriram Vajapeyam , Gurindar S. Sohi , Wei-Chung Hsu, An empirical study of the CRAY Y-MP processor using the Perfect club benchmarks, Proceedings of the 18th annual international symposium on Computer architecture, p.170-179, May 27-30, 1991, Toronto, Ontario, Canada
	Wall91a	David W. Wall, Limits of instruction-level parallelism, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.176-188, April 08-11, 1991, Santa Clara, California, United States