Architecture design for regulating and scheduling user's traffic in ATM networks

ABSTRACT

The asynchronous transfer mode (ATM) technique provides a standardized and flexible scheme to transport and switch traffic effectively for different services. To provide satisfactory quality of service (QOS) to all users on the network, it is necessary to control the user's traffic so that network resources can be efficiently and fairly utilized by all the users while still meeting the individual QOS requirement. In this paper, we propose to control the user's traffic at two places in the network: at the user-network interface (UNI) by a traffic shaper or a traffic enforcer, and at the network-node interface (NNI) by a traffic regulator and a traffic scheduler. The traffic shaper/enforcer adopted in our work contains a buffer to delay and shape the violating cells that do not comply with some agreed-upon traffic parameters. The traffic regulator regulates cells at each network node to avoid long bursts being formed which may increase the network congestion probability. A traffic scheduler that follows the traffic regulator schedules the cells' departure sequences based on their delay priorites. We have proposed a general, feasible architecture to implement the traffic shaper, regulator, and scheduler, at various places in the network. A key component, the Sequencer chip, which contains 150k CMOS transistors, has been implemented to realize the architecture.

REFERENCES

• 1: CCITT SG XVlII Draft Recommendation 1.150: "B-ISDN ATM functional characteristics," Geneva, May 1990.
• 2: K. Sohraby, i. S. Gopal, A. A. Lazar, and L. Fratta, Special issue on congestion control in high-speed packet switched networks, IEEE J. Select. Areas Commun., Sep. 1991.
• 3: K. Sohraby, Special issue on congestion control in high-speed networks, IEEE Commun. Mag., Oct. 1991.
• 4: J. S. Turner, "New directions in communications (or which way to the information age?)," IEEE Commun. Mag., vol. 24, no. 10, pp. 8-15, Oct. 1986.
• 5: L. Zhang, Virtual clock: a new traffic control algorithm for packet switching networks, Proceedings of the ACM symposium on Communications architectures & protocols, p.19-29, September 26-28, 1990, Philadelphia, Pennsylvania, United States
• 6: R. L. Cruz, "A calculus for network delay, Part I' network elements in isolation," IEEE Trans. on Information Theory, vol. 37, no. 1, pp. 114-131, Jan. 1991.
• 7: R. L. Cruz, "A calculus for network delay, Part II: network elements in isolation," IEEE Trans. on Information Theory, vol. 37, no. 1, pp. 132-141, Jan. 1991.
• 8: S. J. Golestani, "A framing strategy for congestion management," IEEE J. Select. Areas Commun., vol. 9, no. 7, pp. 1064-1077, Sep. 1991.
• 9: Hui Zhang , Srinivasan Keshav, Comparison of rate-based service disciplines, Proceedings of the conference on Communications architecture & protocols, p.113-121, September 03-06, 1991, Zurich, Switzerland
• 10: C. A. Cooper and K. I. Park, "A reasonable solution to the broadband congestion control problem," Intl. J. of Digital and Analog Commun. Systems, vol. 3, no. 2, pp. 104-115, June 1990.
• 11: W. Kowalk and R. Lehnert, "The policing function to control user access in ATM networks - definition and implementation," in Proc. IEEE ISSLS'88, Boston, MA, pp. 240-245, Sept. 1988.
• 12: G. M. Woodruff, R. G. H. Rogers, and P. S. Richards, "A congestion control framework for high-speed integrated packetized transport," in Proc. IEEE GLOBECOM'88, Hollywood, FL, pp. 203-207, Nov. 1988.
• 13: M. Sidi, W. Z. Liu, I. Cidon, and I. Gopal, "Congestion control through input rate regulation," in Proc. iEEE GLOBECOM~89, Dallas, Texas, pp. 1764-1768, Nov. 1989.
• 14: A. W. Berger, "Performance analysis of a rate control throttle where tokens and jobs queue," in Proc. IEEE INFOCOM'90, San Francisco, CA, pp. 30- 38, June 1990.
• 15: A. E. Eckberg, D. T. Luan, D. M. Lucantoni, "An approach to controlling congestion in ATM network:" Intl. J. of Digital and Analog Commun. Systems, vol. 3, no. 2, pp. 199-209, June 1990.
• 16: G. Gallassi, G. Rigolio, and L. Fratta, "ATM: bandwidth assignment and bandwidth enforcement,'' in Proc IEEE GL OBECOM 89, Dallas, Texas, pp. 1788-1793, Nov. 1989.
• 17: M. Hirano and N. Watanabe, "Traffic characteristics and a congestion control scheme," Intl. J. of Digital and Analog Commun. Systems, vol. 3, no. 2, pp. 211-217, June 1990.
• 18: H. J. Chao, "Design of leaky bucket access control schemes in ATM networks," in Proc. iEEE ICC'91, Denver, CO, pp. 180-187.~ June 1991.
• 19: S. J. Golestani, "Congestion-free communication in high-speed packet networks," IEEE Trans. on Comrnun., vol. 39, no. 12, pp. 1802-1812, Dec. 1991.
• 20: H. J. Chao and S. C. Liew, "A scalable architecture for ATM statistical multiplexers," Intl. Y. Digital and Analog Communicai'ion SFsiems, vol. 4, no. 4, pp. 237-248, Oct. 1991.
• 21: H. J. Chao, "A novel architecture for queue management in the ATM network," IEEE J. Select. Ateas Commun., vol. 9, no. 7, pp. 1110-1118, Sep. 1991.
• 22: H. J. Chao and N. Uzun, "A VLSI Sequencer chip for ATM traffic enforcer and queue manager," submitted to IEEE J. Solid-State Circuits.
• 23: R. Ba!!at and Y. C. Ching, "SONET: now it's the standard optical networks" IEEE Commun. Magazine, pp. 8-15, March 1989.
• 24: K. Bala, i. Cidon, and K. Sohraby, "Congestion control for high speed packet switched network," in Proc. IEEE INFOCOM'90, San Francisco, CA, pp. 520-526, June 1990.
• 25: G. Ramamurthy and R. S. Dighe, "Distributed source control: a network access control for integrated broadband packet networks," IEEE J. Select. Areas Commun., vol. 9, no. 7, pp. 990-1002, Sep. 1991.
• 26: F. Vakil and R. P. Singh, "Shutter: a flow control scheme for ATM networks," 7th Intl. Teleiraftic Congress Seminar, Morristown, NJ, Oct, 1990.
• 27: M. J. Karol, M. G. Hluchyj, and S. P. Morgan, "Input versus output queueing on a space-division packet switch," IEEE Trans. Commun., vol. 35, no. 12, pp. 1347-1356, Dec. 1987.
• 28: Y. S. Yeh, M. G. Hluchyj, and A. S. Acampora, "The knockout switch: a simple architecture for high-performance packet switching," IEEE J. $elect. Areas Commun., vo}.. 5, no. 8, pp. 1274-1283, Oct. 1987.
• 29: It. J. Chao, "A recursive modular Terabit/sec ATM switch," IEEE Y, Select. Areas Commun., vol. 9, no. 8, pp. 1161-1172, Oct. 1991.
• 30: D. W. Petr and V. S. Frost, "Nested threshold cell discarding for ATM overload control: optimization under cell loss constraints," in Proc. IEEE INFO- COM'gl, Bal Harbour, FL, April 1991.
• 31: H. J. Chao and N. Uzun, "An ATM queue manager with multiple delay and loss priorities," submitted to Proc. IEEE G~OBECOM'9~, Orlando, FL, Dec 1992.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS
      C.2.1 Network Architecture and Design
          Subjects: ISDN (Integrated Services Digital Network)

Additional Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
      B.4.3 Interconnections (subsystems)
          Subjects: Asynchronous/synchronous operation

  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS
      C.2.1 Network Architecture and Design
          Subjects: Network communications

General Terms:
Algorithms, Design