ACM Home Page
Please provide us with feedback. Feedback
Analog hardware implementation of a vector quantizer for focal-plane image compression
Full text PdfPdf (591 KB)
Source
SBCCI archive
Proceedings of the 21st annual symposium on Integrated circuits and system design table of contents
Gramado, Brazil
SESSION: Advances in image compression architectures table of contents
Pages 233-238  
Year of Publication: 2008
ISBN:978-1-60558-231-3
Authors
Hugo de Lemos Haas  COPPE/UFRJ, Rio de Janeiro, Brazil
José Gabriel Rodriguez Carneiro Gomes  COPPE/UFRJ, Rio de Janeiro, Brazil
Antonio Petraglia  COPPE/UFRJ, Rio de Janeiro, Brazil
Sponsors
ACM: Association for Computing Machinery
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 1,   Downloads (12 Months): 27,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1404371.1404433
What is a DOI?

ABSTRACT

We propose the use of a low-complexity vector quantizer for coding data vectors at the focal plane of CMOS image sensors, directly from analog pixels samples prior to A/D conversion. To be suitable for focal-plane image compression applications, the encoder must have a very low transistor count. Without considering the implementation errors in DPCM preprocessing of the image data, a test image is compressed by the proposed vector quantizer with peak signal-to-noise ratio around 26 dB at 0.73 bpp. The vector quantizer requires 145 transistors for each block of 4x4 pixels, and Monte Carlo simulation results in Cadence/Spectre led to the same image compression results that had been achieved in theoretical predictions.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
G. L. Cembrano et al., "A 1000 FPS at 128 x 128 vision processor with 8-bit digitized I/O," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1044--1055, Jul. 2004.
 
2
 
3
J. Ohta, Smart CMOS Image Sensors and Applications. Boca Raton, FL, USA: CRC Press, 2007.
 
4
K. Aizawa et al., "Computational image sensor for on sensor compression," IEEE Trans. Electron Devices, vol. 44, no. 10, pp. 1724--1730, Oct. 1997.
 
5
W. D. Le´on-Salas et al., "A CMOS imager with focal plane compression using predictive coding," IEEE J. Solid-State Circuits, vol. 42, no. 11, pp. 2555--2572, Nov. 2007.
 
6
A. Olyaei and R. Genov, "Focal-plane spatially oversampling CMOS image compression sensor," IEEE Trans. Circuits and Systems I, vol. 54, no. 1, pp. 26--34, Jan. 2007.
 
7
H. Malvar, et al., "Low-complexity transform and quantization with 16-bit arithmetic for H.26L," in Proc. IEEE Int. Conf. Image Processing, Rochester, NY, Sep. 2002, pp. II.489--II.492.
 
8
 
9
 
10
P. A. Chou, T. Lookabaugh, and R. M. Gray, "Entropy-constrained vector quantization," IEEE Trans. Acoustics, Speech and Signal Processing, vol. 37, no. 1, pp. 31--42, Jan. 1989.
 
11
J. G. R. C. Gomes and S. K. Mitra, "A comparative study of the complexities of neural network based focal-plane image compression schemes," IEICE Trans. Fundamentals of Electronics, Communications, and Computer Sciences, Invited Paper, vol. J88-A, no. 11, pp. 1185--1196, Nov. 2005.
 
12
S. Mehta and R. Etienne-Cummings, "A simplified normal optical flow measurement CMOS camera," IEEE Trans. Circuits and Systems I: Regular Papers, vol. 53, no. 6, pp. 1223--1234, Jun. 2006.
13

Collaborative Colleagues:
Hugo de Lemos Haas: colleagues
José Gabriel Rodriguez Carneiro Gomes: colleagues
Antonio Petraglia: colleagues