A novel AES cryptographic core highly resistant to differential power analysis attacks

ABSTRACT

In this work, we present a novel core implementation of the Advanced Encryption Standard with an integrated countermeasure against side channel attacks, which can theoretically increase the complexity of a DPA attack by a factor of 240. This countermeasure is based on mathematical properties of the Rijndael algorithm, and retains compatibility with the published Standard. The entire system was designed from the ground up to allow the reutilization of the building blocks in many different combinations, thus providing for design space exploration. Synthesis results show that the protected core can perfectly meet the performance constraints of currently used smart cards.

REFERENCES

• 1: Ross Anderson , Markus Kuhn, Tamper resistance: a cautionary note, Proceedings of the 2nd conference on Proceedings of the Second USENIX Workshop on Electronic Commerce, p.1-1, November 18-21, 1996, Oakland, California
• 2: B. Barak, R. Shaltiel, and E. Tromer. True Random Number Generators Secure in a Changing Environment. In Cryptographic Hardware and Embedded Systems -- CHES 2003, volume 2779 of LNCS, pages 166--180. Springer, 2003.
• 3: E. Barkan and E. Biham. In How Many Ways Can You Write Rijndael? In Advances in Cryptology -- Asiacrypt 2002, volume 2501 of LNCS, pages 160--175. Springer, 2002.
• 4: Suresh Chari , Josyula R. Rao , Pankaj Rohatgi, Template Attacks, Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems, p.13-28, August 13-15, 2002
• 5: Joan Daemen , Vincent Rijmen, The Design of Rijndael, Springer-Verlag New York, Inc., Secaucus, NJ, 2002
• 6: Paul N. Fahn , Peter K. Pearson, IPA: A New Class of Power Attacks, Proceedings of the First International Workshop on Cryptographic Hardware and Embedded Systems, p.173-186, August 12-13, 1999
• 7: E. Hess, N. Janssen, B. Meyer, and T. Schütze. Information Leakage Attacks Against Smart Card Implementations of Cryptographic Algorithms and Countermeasures -- A Survey. In Proc. EUROSMART Security Conference, pages 55--64, 2000.
• 8: Ming-Haw Jing , Zih-Heng Chen , Jian-Hong Chen , Yan-Haw Chen, Reconfigurable system for high-speed and diversified AES using FPGA, Microprocessors & Microsystems, v.31 n.2, p.94-102, March, 2007 [doi>10.1016/j.micpro.2006.02.018]
• 9: Paul C. Kocher , Joshua Jaffe , Benjamin Jun, Differential Power Analysis, Proceedings of the 19th Annual International Cryptology Conference on Advances in Cryptology, p.388-397, August 15-19, 1999
• 10: Rudolf Lidl , Harald Niederreiter, Introduction to finite fields and their applications, Cambridge University Press, New York, NY, 1986
• 11: Mentor Graphics. LeonardoSpectrum, 2006. http://www.mentor.com/products/
• 12: Thomas S. Messerges , Ezzy A. Dabbish , Robert H. Sloan, Investigations of power analysis attacks on smartcards, Proceedings of the USENIX Workshop on Smartcard Technology on USENIX Workshop on Smartcard Technology, p.17-17, May 10-11, 1999, Chicago, Illinois
• 13: National Institute of Standards and Technologies. Advanced Encryption Standard (FIPS 197), 2001.
• 14: Siddika Berna Örs , Frank Gürkaynak , Elisabeth Oswald , Bart Preneel, Power-Analysis Attack on an ASIC AES implementation, Proceedings of the International Conference on Information Technology: Coding and Computing (ITCC'04) Volume 2, p.546, April 05-07, 2004
• 15: S. Örs, E. Oswald, and B. Preneel. Power-Analysis Attacks on an FPGA -- First Experimental Results. In Cryptographic Hardware and Embedded Systems -- CHES 2003, volume 2779 of LNCS, pages 35--50. Springer, 2003.
• 16: H. Raddum. More Dual Rijndaels. In AES 2004 -- 4th International Conference, volume 3373 of LNCS, pages 142--147. Springer, 2005.
• 17: V. Rijmen and E. Oswald. Representations and Rijndael Descriptions. In AES 2004 -- 4th International Conference, volume 3373 of LNCS, pages 148--158. Springer, 2005.
• 18: A. Rostovtsev and O. Shemyakina. AES side channel attacks protection using random isomorphisms. Cryptology ePrint Archive, Report 2005/087. Available from: http://eprint.iacr.org/2005/087
• 19: W. Schindler, K. Lemke, and C. Paar. A Stochastic Model for Differential Side Channel Cryptanalysis. In Cryptographic Hardware and Embedded Systems -- CHES 2005, volume 3659 of LNCS, pages 30--46. Springer, 2005.
• 20: S.-Y. Wu, S.-C. Lu, and C. S. Laih. Design of AES Based on Dual Cipher and Composite Field. In Topics in Cryptology -- CT-RSA 2004, volume 2964 of LNCS, pages 25--38. Springer, 2004.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Algorithms implemented in hardware

Additional Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Smartcards

  E. Data
  E.3 DATA ENCRYPTION

  G. Mathematics of Computing
  G.2 DISCRETE MATHEMATICS
      G.2.3 Applications

  K. Computing Milieux
  K.4 COMPUTERS AND SOCIETY
      K.4.4 Electronic Commerce
          Subjects: Security

General Terms:
Algorithms, Design, Experimentation, Security, Theory

Keywords:
aes, dpa, isomorphisms, rijndael