EPIC: ending piracy of integrated circuits

ABSTRACT

As semiconductor manufacturing requires greater capital investments, the use of contract foundries has grown dramatically, increasing exposure to mask theft and unauthorized excess production. While only recently studied, IC piracy has now become a major challenge for the electronics and defense industries [6].

We propose a novel comprehensive technique to end piracy of integrated circuits (EPIC). It requires that every chip be activated with an external key, which can only be generated by the holder of IP rights, and cannot be duplicated. EPIC is based on (i) automatically-generated chip IDs, (ii) a novel combinational locking algorithm, and (iii) innovative use of public-key cryptography. Our evaluation suggests that the overhead of EPIC on circuit delay and power is negligible, and the standard flows for verification and test do not require change. In fact, major required components have already been integrated into several chips in production. We also use formal methods to evaluate combinational locking and computational attacks. A comprehensive protocol analysis concludes that EPIC is surprisingly resistant to various piracy attempts.

REFERENCES

• 1: Yousra M. Alkabani , Farinaz Koushanfar, Active hardware metering for intellectual property protection and security, Proceedings of 16th USENIX Security Symposium on USENIX Security Symposium, p.1-16, August 06-10, 2007, Boston, MA
• 2: Yousra Alkabani , Farinaz Koushanfar , Miodrag Potkonjak, Remote activation of ICs for piracy prevention and digital right management, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
• 3: Ross J. Anderson, Security Engineering: A Guide to Building Dependable Distributed Systems, John Wiley & Sons, Inc., New York, NY, 2001
• 4: F. Brglez and H. Fujiwara. A neutral netlist of 10 combinational circuits and a target translator in FORTRAN. In IEEE ISCAS, 1985.
• 5: P. Clarke. Fake NEC company found, says report. EE Times, May 4, 2006. http://www.eetimes.com/showArticle.jhtml?articleID=187200176
• 6: Defense Science Board (DSB) study on High Performance Microchip Supply. http://www.acq.osd.mil/dsb/reports/2005-02-HPMS_Report_Final.pdf
• 7: Niels Ferguson , Bruce Schneier, Practical Cryptography, John Wiley & Sons, Inc., New York, NY, 2003
• 8: Gary D. Hachtel , Fabio Somenzi, Logic Synthesis and Verification Algorithms, Kluwer Academic Publishers, Norwell, MA, 2000
• 9: Farinaz Koushanfar , Gang Qu , Miodrag Potkonjak, Intellectual Property Metering, Proceedings of the 4th International Workshop on Information Hiding, p.81-95, April 25-27, 2001
• 10: M. LaPedus, Qualcomm cracks top-10 in chip rankings. EE Times, August 23, 2007. http://www.eetimes.com/news/semi/showArticle.jhtml?articleID= 201801923
• 11: K. Lofstrom, W. Daasch, and D. Taylor. IC identification circuits using device mismatch. In ISSCC, pp. 372--373, 2000.
• 12: C. Mouli and W. Carriker. Future fab. IEEE Spectrum 44(3), pp. 38--43, March 2007. http://www.spectrum.ieee.org/mar07/4941
• 13: U. M. Nawathe et al. An 8-Core 64-thread 64b power-efficient SPARC SoC. In ISSCC, pp. 108--611, 2007. http://www.opensparc.net/opensparc-t2/index.html
• 14: B. Santo, Plans for next-gen chips imperiled. IEEE Spectrum 44(8), pp. 12--14, August 2007.http://www.spectrum.ieee.org/aug07/5394
• 15: Sciworx RSA Co-Processor. http://www.sci-worx.com/products/cryptography/rsa-co-processor.html
• 16: F. Somenzi, CUDD: CU decision diagram package. ver. 2.4.1, Univ. of Colorado at Boulder, 2004. http://vlsi.colorado.edu/~fabio/CUDD/
• 17: Y. Su, J. Holleman, and B. Otis. A 1.6J/bit stable chip ID generating circuit using process variations. In ISSCC, pp. 406--611, 2007.
• 18: G. Edward Suh , Srinivas Devadas, Physical unclonable functions for device authentication and secret key generation, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278484]
• 19: C. Tokunaga, D. Blaauw and T. Mudge. True random number generator with a metastability-based quality control. In IEEE ISSCC, pp. 404--405, 2007.
• 20: Steve Trimberger, Trusted design in FPGAs, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278483]
• 21: VSI Alliance - IP Protection Development Working Group. The value and management of intellectual assets. 2000. http://vsi.org/documents/datasheets/TOC_IPPWP210.pdf

INDEX TERMS

Primary Classification:
  K. Computing Milieux
  K.5 LEGAL ASPECTS OF COMPUTING
      K.5.1 Hardware/Software Protection

Additional Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance
  B.m MISCELLANEOUS

General Terms:
Legal Aspects, Security, Verification