Temperature control of high-performance multi-core platforms using convex optimization

ABSTRACT

With technology advances, the number of cores integrated on a chip and their speed of operation is increasing. This, in turn is leading to a significant increase in chip temperature. Temperature gradients and hot-spots not only affect the performance of the system, but also lead to unreliable circuit operation and affect the life-time of the chip. Meeting the temperature constraints and reducing the hot-spots are critical for achieving reliable and efficient operation of complex multi-core systems. In this work, we present Pro-Temp, a convex optimization based method that pro-actively controls the temperature of the cores, while minimizing the power consumption and satisfying application performance constraints. The method guarantees that the temperature of the cores are below a user-defined threshold at all instances of operation, while also reducing the hot-spots. We perform experiments on several realistic multicore benchmarks, which show that the proposed method guarantees that the cores never exceed the maximum temperature limit, while matching the application performance requirements. We compare this to traditional methods, where we find several temperature violations during the operation of the system.

REFERENCES

• 1: D. Pham, et al, "Design and Implementation of a First-Generation Cell Processor", Proc. IEEE ISSCC, 2005.
• 2: Poonacha Kongetira , Kathirgamar Aingaran , Kunle Olukotun, Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, v.25 n.2, p.21-29, March 2005 [doi>10.1109/MM.2005.35]
• 3: James Donald , Margaret Martonosi, Techniques for Multicore Thermal Management: Classification and New Exploration, Proceedings of the 33rd annual international symposium on Computer Architecture, p.78-88, June 17-21, 2006
• 4: Tilera Corporation, "Tilera's 64-core architecture", www.tilera.com/products/processors.php, 2007.
• 5: Shekhar Borkar, Design Challenges of Technology Scaling, IEEE Micro, v.19 n.4, p.23-29, July 1999 [doi>10.1109/40.782564]
• 6: O. Semenov et al., "Impact of self-heating effect on long-term reliability and performance degradation in CMOS circuits", IEEE Transactions on Devices and Materials, March 2006.
• 7: Christopher J. Hughes , Jayanth Srinivasan , Sarita V. Adve, Saving energy with architectural and frequency adaptations for multimedia applications, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
• 8: Yuan Xie , Wei-Lun Hung, Temperature-Aware Task Allocation and Scheduling for Embedded Multiprocessor Systems-on-Chip (MPSoC) Design, Journal of VLSI Signal Processing Systems, v.45 n.3, p.177-189, December 2006 [doi>10.1007/s11265-006-9760-y]
• 9: F. Bellosa, A. Weissel, M. Waitz, and S. Kellner. "Event-driven energy accounting for dynamic thermal management", Proc. of COLP, 2003.
• 10: P. Chaparro, J. Gonzalez, G. Magklis, Q. Cai, and A. Gonzalez. "Understanding the thermal implications of multi-core architectures". IEEE TPDS, 2007.
• 11: Rajarshi Mukherjee , Seda Ogrenci Memik, Physical aware frequency selection for dynamic thermal management in multi-core systems, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California [doi>10.1145/1233501.1233612]
• 12: Jian Li , J. F. Martinez, Power-Performance Implications of Thread-level Parallelism on Chip Multiprocessors, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005, p.124-134, March 20-22, 2005 [doi>10.1109/ISPASS.2005.1430567]
• 13: T.-Y. Wang and C.-P. Chen, "3-d thermal-adi: A linear-time chip level transient thermal simulator," IEEE TCAD, December 2002.
• 14: J. Deeney, "Thermal modeling and measurement of large high power silicon devices with asymmetric power distribution," Proc. of the International Symposium on Microelectronics, 2002.
• 15: Brent Goplen , Sachin Sapatnekar, Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.86, November 09-13, 2003 [doi>10.1109/ICCAD.2003.60]
• 16: Yong Zhan , Sachin S. Sapatnekar, Fast computation of the temperature distribution in VLSI chips using the discrete cosine transform and table look-up, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China [doi>10.1145/1120725.1120753]
• 17: Kevin Skadron , Mircea R. Stan , Karthik Sankaranarayanan , Wei Huang , Sivakumar Velusamy , David Tarjan, Temperature-aware microarchitecture: Modeling and implementation, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.1, p.94-125, March 2004 [doi>10.1145/980152.980157]
• 18: Haihua Su , Frank Liu , Anirudh Devgan , Emrah Acar , Sani Nassif, Full chip leakage estimation considering power supply and temperature variations, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871529]
• 19: G. Paci , P. Marchal , F. Poletti , L. Benini, Exploring "temperature-aware" design in low-power MPSoCs, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 20: Jayanth Srinivasan , Sarita V. Adve, Predictive dynamic thermal management for multimedia applications, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA [doi>10.1145/782814.782831]
• 21: David Brooks , Margaret Martonosi, Dynamic Thermal Management for High-Performance Microprocessors, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.171, January 20-24, 2001
• 22: W-L. Hung , Y. Xie , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, Thermal-Aware Task Allocation and Scheduling for Embedded Systems, Proceedings of the conference on Design, Automation and Test in Europe, p.898-899, March 07-11, 2005 [doi>10.1109/DATE.2005.310]
• 23: Srinivasan Murali , Martijn Coenen , Andrei Radulescu , Kees Goossens , Giovanni De Micheli, Mapping and configuration methods for multi-use-case networks on chips, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan [doi>10.1145/1118299.1118344]
• 24: Srinivasan Murali , Almir Mutapcic , David Atienza , Rajesh Gupta , Stephen Boyd , Giovanni De Micheli, Temperature-aware processor frequency assignment for MPSoCs using convex optimization, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria [doi>10.1145/1289816.1289845]
• 25: Stephen Boyd , Lieven Vandenberghe, Convex Optimization, Cambridge University Press, New York, NY, 2004
• 26: Ayse Kivilcim Coskun , Tajana Simunic Rosing , Keith Whisnant, Temperature aware task scheduling in MPSoCs, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
• 27: M. Grant, S. Boyd, and Y. Ye. CVX: Matlab software for disciplined convex programming, version 1.0 beta 3. Available at www.stanford.edu/~boyd/cvx/.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.m MISCELLANEOUS

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: Microprocessors and microcomputers
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

  G. Mathematics of Computing
  G.1 NUMERICAL ANALYSIS
      G.1.6 Optimization
          Subjects: Convex programming

General Terms:
Algorithms, Design, Performance

Keywords:
dynamic frequency scaling, static and dynamic optimization, temperature control, thermal-aware design