Take a look at the new version of this page: [ beta version ]. Tell us what you think.

ABSTRACT

With large-scale integration and increasing power densities, thermal management has become an important tool to maintain performance and reliability in modern process technologies. In the core of dynamic thermal management schemes lies accurate reading of on-die temperatures. Therefore, careful planning and embedding of thermal monitoring mechanisms into high-performance systems becomes crucial. In this paper, we propose three techniques to create sensor infrastructures for monitoring the maximum temperature on a multicore system. Initially, we extend a nonuniform sensor placement methodology proposed in the literature to handle chip multiprocessors (CMPs) and show its limitations. We then analyze a grid-based approach where the sensors are placed on a static grid covering each core and show that the sensor readings can differ from the actual maximum core temperature by as much as 12.6°C when using 16 sensors per core. Also, as large as 10.6% of the thermal emergencies are not captured using the same number of sensors. Based on this observation, we first develop an interpolation scheme, which estimates the maximum core temperature through interpolation of the readings collected at the static grid points. We show that the interpolation scheme improves the measurement accuracy and emergency coverage compared to grid-based placement when using the same number of sensors. Second, we present a dynamic scheme where only a subset of the sensor readings is collected to predict the maximum temperature of each core. Our results indicate that, we can reduce the number of active sensors by as much as 50%, while maintaining similar measurement accuracy and emergency coverage compared to the case where the entire sensor set on the grid is sampled at all times.

REFERENCES

• 1: Nathan L. Binkert , Ronald G. Dreslinski , Lisa R. Hsu , Kevin T. Lim , Ali G. Saidi , Steven K. Reinhardt, The M5 Simulator: Modeling Networked Systems, IEEE Micro, v.26 n.4, p.52-60, July 2006 [doi>10.1109/MM.2006.82]
• 2: Blackburn, D. L. 2004. Temperature measurements of semiconductor devices -- A Review. In Semiconductor Thermal Measurement, Modeling and Management Symposium.
• 3: Shekhar Borkar, Design Challenges of Technology Scaling, IEEE Micro, v.19 n.4, p.23-29, July 1999 [doi>10.1109/40.782564]
• 4: David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada [doi>10.1145/339647.339657]
• 5: Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775920]
• 6: Borkar, S. et al. 2005. Platform 2015: Intel processor and platform evolution for the next decade. Whitepaper.
• 7: Bratek, P. and Kos, A. 2001. Temperature sensors placement strategy for fault diagnosis in integrated circuits. In Symposium on Semiconductor Thermal Measurement and Management.
• 8: J. Cong , Jie Wei , Yan Zhang, A thermal-driven floorplanning algorithm for 3D ICs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.306-313, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382591]
• 9: Dorsey, J. et al. 2007. An integrated quad-core opteron processor. In International Solid-State Circuits Conference.
• 10: Gunther, S. et al. 2001. Managing the impact of increasing microprocessor power consumption. Intel Tech. J.
• 11: http://www.capgo.com/Resources/Temperature/Semiconductor/Semi.html. Introduction to Semiconductor Temperature Sensors.
• 12: http://download.intel.com/design/Pentium4/datashts/29864312.pdf. Intel Pentium 4 Processor with 512-KB L2 Cache on 0.13 Micron Process Thermal Design Guidelines. 2002.
• 13: http://www.maxim-ic.com/appnotes.cfm?an_pk=689. IC Temperature Sensor Find the Hot Spots. 2001.
• 14: Wei Huang , Mircea R. Stan , Kevin Skadron , Karthik Sankaranarayanan , Shougata Ghosh , Sivakumar Velusam, Compact thermal modeling for temperature-aware design, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996800]
• 15: Michael Huang , Jose Renau , Seung-Moon Yoo , Josep Torrellas, A framework for dynamic energy efficiency and temperature management, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.202-213, December 2000, Monterey, California, United States [doi>10.1145/360128.360149]
• 16: Philo Juang , Qiang Wu , Li-Shiuan Peh , Margaret Martonosi , Douglas W. Clark, Coordinated, distributed, formal energy management of chip multiprocessors, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA [doi>10.1145/1077603.1077637]
• 17: Stefanos Kaxiras , Polychronis Xekalakis, 4T-decay sensors: a new class of small, fast, robust, and low-power, temperature/leakage sensors, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA [doi>10.1145/1013235.1013268]
• 18: Poonacha Kongetira , Kathirgamar Aingaran , Kunle Olukotun, Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, v.25 n.2, p.21-29, March 2005 [doi>10.1109/MM.2005.35]
• 19: Krinitsin, V. Pentium 4 and Athlon XP: Thermal Conditions. Available from http://www.digit-life.com/articles/pentium4athlonxpthermalmanagement/.
• 20: Rakesh Kumar , Victor Zyuban , Dean M. Tullsen, Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling, Proceedings of the 32nd annual international symposium on Computer Architecture, p.408-419, June 04-08, 2005 [doi>10.1109/ISCA.2005.34]
• 21: Kyeong-Jae Lee , Kevin Skadron , Wei Huang, Analytical Model for Sensor Placement on Microprocessors, Proceedings of the 2005 International Conference on Computer Design, p.24-30, October 02-05, 2005 [doi>10.1109/ICCD.2005.23]
• 22: Yingmin Li , David Brooks , Zhigang Hu , Kevin Skadron, Performance, Energy, and Thermal Considerations for SMT and CMP Architectures, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.71-82, February 12-16, 2005 [doi>10.1109/HPCA.2005.25]
• 23: Yongpan Liu , Robert P. Dick , Li Shang , Huazhong Yang, Accurate temperature-dependent integrated circuit leakage power estimation is easy, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
• 24: Lopez-Buedo, S., Garrido, J., and Boemo, E. I. 2002. Dynamically inserting, operating, and eliminating thermal sensors of FPGA-based systems. IEEE Trans. Components Packaging Tech. 25, 4, 561--566.
• 25: Mondal, S., Mukherjee, R., and Memik, S. O. 2006. Fine-grain thermal profiling and sensor insertion for FPGAs. In IEEE International Symposium on Circuits and Systems.
• 26: Rajarshi Mukherjee , Seda Ogrenci Memik, Systematic temperature sensor allocation and placement for microprocessors, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147051]
• 27: Rajarshi Mukherjee , Somsubhra Mondal , Seda Ogrenci Memik, Thermal sensor allocation and placement for reconfigurable systems, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California [doi>10.1145/1233501.1233588]
• 28: Pham, D. et al. 2005. The design and implementation of a first generation cell processor. In International Solid-State Circuits Conference.
• 29: Mohamed Gomaa , Michael D. Powell , T. N. Vijaykumar, Heat-and-run: leveraging SMT and CMP to manage power density through the operating system, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA [doi>10.1145/1024393.1024424]
• 30: Poirier, C. et al. 2005. Power and temperature control on a 90nm itanium-family processor. In International Solid-State Circuits Conference.
• 31: Quenot, G. M., Paris, N., and Zavidovique, B. 1991. A Temperature and voltage measurement cell for VLSI circuits. In Euro ASIC Conference.
• 32: Rattner, J. R. 2005. Keynote at the intel developer conference. Available from http://www.intel.com/technology/techresearch/idf/platform-2015-keynote.htm.
• 33: Rotem, E. et al. 2004. Analysis of thermal monitor features of the Intel Pentium M processor. In Workshop on Temperature-aware Computer Systems.
• 34: Rotem, E. et al. 2006. Temperature measurement in the Intel core duo processor. In International Workshop on Thermal Investigations of ICs.
• 35: Sankaranarayanan, K. et al. 2005. A case for thermal-aware floorplanning at the microarchitectural level. J. Instruction-Level Parallelism. 7, 1--16.
• 36: Timothy Sherwood , Erez Perelman , Brad Calder, Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.3-14, September 08-12, 2001
• 37: Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California [doi>10.1145/859618.859620]
• 38: SPEC-CPU2000. 2000. Standard Performance Evaluation Council, Performance Evaluation in the New Millennium, Version 1.1.
• 39: Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Case for Lifetime Reliability-Aware Microprocessors, Proceedings of the 31st annual international symposium on Computer architecture, p.276, June 19-23, 2004, München, Germany
• 40: Tuthill, M. 1998. A switched-current, switched-capacitor temperature sensor in 0.6 um CMOS. IEEE J. Solid-State Circuits. 33, 7, 1117--1122.
• 41: Tsai, J., Chen, C. C., Chen, G., Goplen, B., Qian, H., Zhan, Y., Kang, S., Wong, M. D. F., and Sapatnekar, S. S. 2006. Temperature-aware placement for SOCs. In Proceedings of the IEEE. 94, 8 (Aug.), 1502--1518.
• 42: Siva Velusamy , Wei Huang , John Lach , Mircea Stan , Kevin Skadron, Monitoring Temperature in FPGA based SoCs, Proceedings of the 2005 International Conference on Computer Design, p.634-640, October 02-05, 2005 [doi>10.1109/ICCD.2005.78]
• 43: Wang, N., Zhang, S., and Zhou, R. 2003. A novel built-in CMOS sensor for on-line thermal monitoring of VLSI circuits. In International Conference on ASIC.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.5 COMPUTER SYSTEM IMPLEMENTATION
      C.5.3 Microcomputers
          Subjects: Microprocessors

General Terms:
Design, Measurement, Performance

Keywords:
Thermal sensor allocation, nonuniform and uniform sensor placement