| Expected system energy consumption minimization in leakage-aware DVS systems |
| Full text |
Pdf
(409 KB)
|
Source
|
International Symposium on Low Power Electronics and Design
archive
Proceeding of the 13th international symposium on Low power electronics and design
table of contents
Bangalore, India
SESSION: Run-time power & thermal management
table of contents
Pages 315-320
Year of Publication: 2008
ISBN:978-1-60558-109-5
|
|
Authors
|
|
Jian-Jia Chen
|
Swiss Federal Institute of Technology (ETH) Zurich, Zurich, Switzerland
|
|
Lothar Thiele
|
Swiss Federal Institute of Technology (ETH) Zurich, Zurich, Switzerland
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 8, Downloads (12 Months): 83, Citation Count: 0
|
|
|
ABSTRACT
The pursuit of energy efficiency is becoming more and more important in hardware and software designs. This research explores energy-efficient scheduling for a periodic real-time task with uncertain execution time in dynamic voltage scaling (DVS) systems with non-negligible leakage/static power consumption. Distinct from the assumption of non-reducible static power consumption in the literature, this paper considers the possibility to reduce it by turning a processor to a dormant mode. We propose an algorithm to derive an optimal frequency assignment to minimize the expected energy consumption without procrastination, while another extended algorithm is developed to apply procrastination scheduling for further energy reduction. Experimental results show that the proposed algorithms can effectively minimize the expected energy consumption.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
|
 |
2
|
|
 |
3
|
Jian-Jia Chen , Tei-Wei Kuo, Procrastination for leakage-aware rate-monotonic scheduling on a dynamic voltage scaling processor, Proceedings of the 2006 ACM SIGPLAN/SIGBED conference on Language, compilers, and tool support for embedded systems, June 14-16, 2006, Ottawa, Ontario, Canada
|
| |
4
|
|
 |
5
|
|
 |
6
|
|
| |
7
|
|
 |
8
|
|
 |
9
|
|
| |
10
|
Y.-H. Lee, K. P. Reddy, and C. M. Krishna. Scheduling techniques for reducing leakage power in hard real-time systems. In 15th Euromicro Conference on Real-Time Systems (ECRTS), 2003.
|
| |
11
|
|
 |
12
|
|
| |
13
|
R. L. Rardin. Optimization in Operations Research. Prentice Hall, 1998.
|
 |
14
|
|
 |
15
|
|
 |
16
|
|
 |
17
|
|
 |
18
|
Yan Zhang , Zhijian Lu , John Lach , Kevin Skadron , Mircea R. Stan, Optimal procrastinating voltage scheduling for hard real-time systems, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, Anaheim, California, USA
[doi> 10.1145/1065579.1065816]
|
|