O2C: occasional two-cycle operations for dynamic thermal management in high performance in-order microprocessors

ABSTRACT

In this paper, we propose O²C, a novel non-speculative adaptive thermal management technique that reduces the temperature during die-overheating using supply voltage scaling, while maintaining the rated clock frequency. This is accomplished by (a) scaling down the supply voltage, (b) isolating and predicting the set of critical paths, (c) ensuring (by design) that they are activated rarely, and (d) getting around occasional delay failures (at reduced voltage during die-overheating) in these paths by two-cycle operations (assuming all standard operations are single-cycle). Two-cycle operation is achieved by stalling the pipeline for extra clock cycles whenever the set of critical paths are activated. The rare two-cycle operation results in a small decrease in IPC (instructions per cycle). Since called O²C maintains the rated clock frequency and does not require pipeline stalling during supply voltage ramp-up/ramp-down, it achieves high throughput in a thermally constrained environment. We applied called O²C to the integer execution units of an in-order superscalar pipeline. Standard full-chip Dynamic Voltage-Frequency Scaling (DVFS) is very effective in bringing down the temperature, however; it is associated with large throughput loss due to pipeline stalling and slow operating frequency during thermal management. We integrated "O²C with standard DVFS" (called O²Cα) to demonstrate that it can act as a "first step" before full-scale thermal management is required. Our simulations indeed reveal that called O²Cα policy can avoid the requirement of full-scale DVFS during execution of programs.

REFERENCES

• 1: S. Gunther et al., "Managing the impact of increasing microprocessor power consumption", Intel Tech. Journal, 2001.
• 2: Kevin Skadron , Mircea R. Stan , Karthik Sankaranarayanan , Wei Huang , Sivakumar Velusamy , David Tarjan, Temperature-aware microarchitecture: Modeling and implementation, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.1, p.94-125, March 2004 [doi>10.1145/980152.980157]
• 3: C. Poirier et al., "Power and temperature control on a 90nm Itanium-family processor", JSSC, 2006.
• 4: Seongmoo Heo , Kenneth Barr , Krste Asanović, Reducing power density through activity migration, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871561]
• 5: Kevin Skadron , Tarek Abdelzaher , Mircea R. Stan, Control-Theoretic Techniques and Thermal-RC Modeling for Accurate and Localized Dynamic Thermal Management, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.17, February 02-06, 2002
• 6: David Brooks , Margaret Martonosi, Dynamic Thermal Management for High-Performance Microprocessors, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.171, January 20-24, 2001
• 7: S. Ghosh et al., "CRISTA:A new paradigm for low-power and robust circuit synthesis under parameter variations using critical path isolation", TCAD, 2007.
• 8: Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003
• 9: Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
• 10: D. Burger et al., "The SimpleScalar tool set: Version 2.0", Tech. Report, Dept. of CS, Univ. of Wisconsin-Madison, June 1997.
• 11: Charles E. Molnar , Robert F. Sproull , Ivan E. Sutherland, Counterflow Pipeline Processor Architecture, Sun Microsystems, Inc., Mountain View, CA, 1994
• 12: David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada
• 13: D. Tarjan et al., "CACTI 4.0", HP Laboratories Technical Report, HPL-2006-86, June 2006.
• 14: BPTM 70nm: Berkeley predictive technology model.
• 15: W. Huang et al., "An improved block-based thermal model in HotSpot-4.0 with granularity considerations", WDDD, June 2007.
• 16: H.Hanson et al.,"Power, performance and thermal management for high-performance systems", Parallel and Distributed Processing Symp, 2007.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.5 COMPUTER SYSTEM IMPLEMENTATION
      C.5.3 Microcomputers
          Subjects: Microprocessors

General Terms:
Design

Keywords:
adaptive clocking, adaptive thermal management, in-order processor