Power-gating-aware high-level synthesis

ABSTRACT

A problem inherent in designing power-gated circuits is the overhead of the state-retention storage required to preserve the circuit state in standby mode. Reducing the amount of retention storage is known to be the most influential factor in minimizing the loss of the benefit (i.e. power saving) by power-gating. In this paper, we address a new problem of high-level synthesis with the objective of minimizing the size of retention storage to be used in the power-gated circuits. Specifically, we propose a complete design framework, called HLS-pg, that starts from the power-gating-aware scheduling, allocation, and controller synthesis down to the final circuit layout. The key contribution of the work is to solve the power-gating-aware scheduling problem, namely, scheduling operations that minimizes the number of retention registers required at the power-gating control step, while satisfying resource and latency constraints. In experiments on benchmark designs implemented in 65-nm CMOS technology, HLS-pg generates circuits with 27% less leakage current, with 6% less circuit area and wirelength, compared to the power-gated circuits produced by conventional highlevel synthesis.

REFERENCES

• 1: J. Friedrich et al., "Design of the Power6 microprocessor," in Proc. ISSCC, Feb. 2007, pp. 96--97.
• 2: K. Roy, S. Mukhopadhyay, and H. Mahmoodi Meimand, "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits," Proceedings of the IEEE, vol. 91, no. 2, pp. 305--327, Feb. 2003.
• 3: Siva G. Narendra , Anantha Chandrakasan, Leakage in Nanometer CMOS Technologies (Series on Integrated Circuits and Systems), Springer-Verlag New York, Inc., Secaucus, NJ, 2005
• 4: S. Mutoh et al., "A 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS," IEEE JSSC, vol. 30, no. 8, pp. 847--854, Aug. 1995.
• 5: Stephen V. Kosonocky , Mike Immediato , Peter Cottrell , Terence Hook , Randy Mann , Jeff Brown, Enchanced multi-threshold (MTCMOS) circuits using variable well bias, Proceedings of the 2001 international symposium on Low power electronics and design, p.165-169, August 2001, Huntington Beach, California, United States [doi>10.1145/383082.383125]
• 6: Hyo-Sig Won , Kyo-Sun Kim , Kwang-Ok Jeong , Ki-Tae Park , Kyu-Myung Choi , Jeong-Taek Kong, An MTCMOS design methodology and its application to mobile computing, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871536]
• 7: P. Royannez et al., "90nm low leakage SoC design techniques for wireless applications," in Proc. ISSCC, Feb. 2006, pp. 138--139.
• 8: H.-O. Kim and Y. Shin, "Semicustom design methodology of power gated circuits for low leakage applications," IEEE TCAS II, vol. 54, no. 6, pp. 512--516, June 2007.
• 9: S. Shigematsu et al., "A 1-V high-speed MTCMOS circuit scheme for powerdown application circuits," IEEE JSSC, vol. 32, no. 6, pp. 861--869, June 1997.
• 10: J. Kao and A. Chandrakasan, "MTCMOS sequential circuits," in Proc. ESSCIRC, Sept. 2001, pp. 317--320.
• 11: Victor Zyuban , Stephen V. Kosonocky, Low power integrated scan-retention mechanism, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA [doi>10.1145/566408.566436]
• 12: Youngsoo Shin , Sewan Heo , Hyung-Ock Kim , Jung Yun Choi, Supply switching with ground collapse: simultaneous control of subthreshold and gate leakage current in nanometer-scale CMOS circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.7, p.758-766, July 2007 [doi>10.1109/TVLSI.2007.899228]
• 13: T. Ahn et al., "Incremental analysis and elaboration of VHDL description," in Proc. APCHDL, Jan. 1996, pp. 128--131.
• 14: Jinhwan Jeon , Daehong Kim , Dongwan Shin , Kiyoung Choi, High-level synthesis under multi-cycle interconnect delay, Proceedings of the 2001 conference on Asia South Pacific design automation, p.662, January 2001, Yokohama, Japan [doi>10.1145/370155.370576]
• 15: S. Mutoh et al., "Design method of MTCMOS power switch for low-voltage high-speed LSIs," in Proc. ASP-DAC, Jan. 1999, pp. 113--116.
• 16: Synopsys, "Astro user guide," June 2006.
• 17: Synopsys, "Astro-rail user guide," June 2006.
• 18: T. C. Hu, "Parallel sequencing and assembly line problems," Operations Research, vol. 9, no. 6, pp. 841--848, Dec. 1961.
• 19: C.-T. Hwang, J.-H. Lee, and Y.-C. Hsu, "A formal approach to the scheduling problem in high level synthesis," IEEE TCAD, vol. 10, no. 4, pp. 464--475, Apr. 1991.
• 20: Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
• 21: Daniel Brélaz, New methods to color the vertices of a graph, Communications of the ACM, v.22 n.4, p.251-256, April 1979 [doi>10.1145/359094.359101]
• 22: Akihiro Hashimoto , James Stevens, Wire routing by optimizing channel assignment within large apertures, Proceedings of the 8th workshop on Design automation, p.155-169, June 28-30, 1971, Atlantic City, New Jersey, United States [doi>10.1145/800158.805069]
• 23: F. J. Kurdahi , A. C. Parker, REAL: a program for REgister ALlocation, Proceedings of the 24th ACM/IEEE conference on Design automation, p.210-215, June 28-July 01, 1987, Miami Beach, Florida, United States [doi>10.1145/37888.37920]
• 24: High level synthesis benchmark," http://bears.ece.ucsb.edu/cad/.
• 25: GNU linear programming kit," http://www.gnu.org/software/glpk/.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

General Terms:
Algorithms, Design

Keywords:
high-level synthesis, leakage, power-gating