Take a look at the new version of this page: [ beta version ]. Tell us what you think.

ABSTRACT

Power gating is a technique for efficiently reducing leakage power by disconnecting idle blocks from the power grid. When gated blocks are woken up, large amounts of switching currents are drawn in a short period of time that may introduce severe noise on the power delivery mesh. In this paper, we propose a GA-based approach to schedule power gating considering power/ground noise. We introduce a simulation-based method to accurately and efficiently estimate the worst case noise, taking all the current sources, inductance and decaps' effects into consideration. We also present an incremental scheduling procedure considering the dynamic changes of decap configuration. Experimental results show that by optimally scheduling the wake-up order under time constraints, our technique can reduce noise up to 50% compared to waking gated blocks simultaneously. The quality of results depends upon the total wake-up time constraint, locations of gated blocks, current densities of gated blocks, and decap distribution.

REFERENCES

• 1: David E. Goldberg, Genetic and evolutionary algorithms come of age, Communications of the ACM, v.37 n.3, p.113-119, March 1994 [doi>10.1145/175247.175259]
• 2: Azadeh Davoodi , Ankur Srivastava, Wake-up protocols for controlling current surges in MTCMOS-based technology, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China [doi>10.1145/1120725.1121057]
• 3: S. Henzler and M. Eireiner, "Activation technique for sleep-transistor circuits for reduced power supply noise," in Proc. European Solid-State Circuits Conference, 2006, pp. 102--105.
• 4: Suhwan Kim , Stephen V. Kosonocky , Daniel R. Knebel, Understanding and minimizing ground bounce during mode transition of power gating structures, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871515]
• 5: Wai-Ching Douglas Lam , Cheng-Kok Koh , Chung-Wen Albert Tsao, Clock Scheduling for Power Supply Noise Suppression using Genetic Algorithm with Selective Gene Therapy, Proceedings of the 4th International Symposium on Quality Electronic Design, p.327, March 24-26, 2003
• 6: S. Mutoh and et al, "A IV power supply high-speed digital circuit technology with multi threshold voltage CMOS," IEEE J. of Solid-State Circuit, vol. 30, No.8, August 1995, pp. 847--854.
• 7: A. Ramalingam, A. Devgan, and D. Z. Pan, "Walk-up scheduling in MTCOMS circuits using successive relaxation to minimize ground bounce", J. of Low Power Electronics, Vol. 3, No.1, pp. 1--8, 2007.
• 8: Ashok Vittal , Hein Ha , Forrest Brewer , Malgorzata Marek-Sadowska, Clock skew optimization for ground bounce control, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.395-399, November 10-14, 1996, San Jose, California, United States
• 9: P. Vuillod , L. Benini , A. Bogliolo , G. De Micheli, Clock skew optimization for peak current reduction, Proceedings of the 1996 international symposium on Low power electronics and design, p.265-270, August 12-14, 1996, Monterey, California, United States
• 10: MCNC Benchmarks. {online}. Available: http://www.cbl.ncsu.edu/pub/Benchmark_divs/

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.2 Performance Analysis and Design Aids

General Terms:
Algorithms

Keywords:
power gating, power supply noise, scheduling