Temperature management in multiprocessor SoCs using online learning

ABSTRACT

In deep submicron circuits, thermal hot spots and high temperature gradients increase the cooling costs, and degrade reliability and performance. In this paper, we propose a low-cost temperature management strategy for multicore systems to reduce the adverse effects of hot spots and temperature variations. Our technique utilizes online learning to select the best policy for the current workload characteristics among a given set of expert policies. We achieve 20% and 60% average decrease in the frequency of hot spots and thermal cycles respectively in comparison to the best performing expert, and reduce the spatial gradients to below 5%.

REFERENCES

• 1: A. Ajami, K. Banerjee, and M. Pedram. Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects. IEEE Transactions on CAD, 24(6):849--861, June 2005.
• 2: Ayse Kivilcim Coskun , Tajana Simunic Rosing , Keith Whisnant, Temperature aware task scheduling in MPSoCs, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
• 3: G. Dhiman and T. Rosing. Dynamic voltage frequency scaling for multitasking systems using online learning. In ICCAD, 2007.
• 4: James Donald , Margaret Martonosi, Techniques for Multicore Thermal Management: Classification and New Exploration, Proceedings of the 33rd annual international symposium on Computer Architecture, p.78-88, June 17-21, 2006
• 5: Yoav Freund , Robert E. Schapire , Yoram Singer , Manfred K. Warmuth, Using and combining predictors that specialize, Proceedings of the twenty-ninth annual ACM symposium on Theory of computing, p.334-343, May 04-06, 1997, El Paso, Texas, United States [doi>10.1145/258533.258616]
• 6: Mohamed Gomaa , Michael D. Powell , T. N. Vijaykumar, Heat-and-run: leveraging SMT and CMP to manage power density through the operating system, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA
• 7: K. Gross, K. Whisnant, and A. Urmanov. Electronic prognostics through continuous system telemetry. In MFPT, pages 53--62, April 2006.
• 8: M. Herbster and M. K. Warmuth. Tracking the best expert. In International Conference on Machine Learning, pages 286--294, 1995.
• 9: Failure mechanisms and models for semiconductor devices, JEDEC publication JEP122C. http://www.jedec.org.
• 10: H. Kufluoglu and M. A. Alam. A computational model of NBTI and hot carrier injection time-exponents for MOSFET reliability. Journal of Computational Electronics, 3 (3):165--169, Oct. 2004.
• 11: Amit Kumar , Li Shang , Li-Shiuan Peh , Niraj K. Jha, HybDTM: a coordinated hardware-software approach for dynamic thermal management, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147052]
• 12: A. Leon, L. Jinuk, K. Tam, W. Bryg, F. Schumacher, P. Kongetira, D. Weisner, and A. Strong. A power-efficient high-throughput 32-thread SPARC processor. ISSCC, 2006.
• 13: Tajana Simunic Rosing , Kresimir Mihic , Giovanni De Micheli, Power and reliability management of SoCs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.4, p.391-403, April 2007 [doi>10.1109/TVLSI.2007.895245]
• 14: Martino Ruggiero , Alessio Guerri , Davide Bertozzi , Francesco Poletti , Michela Milano, Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 15: Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 16: SLAMD Distributed Load Engine. www.slamd.com.
• 17: Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Case for Lifetime Reliability-Aware Microprocessors, Proceedings of the 31st annual international symposium on Computer architecture, p.276, June 19-23, 2004, München, Germany
• 18: Haihua Su , Frank Liu , Anirudh Devgan , Emrah Acar , Sani Nassif, Full chip leakage estimation considering power supply and temperature variations, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871529]
• 19: Yumin Zhang , Xiaobo Sharon Hu , Danny Z. Chen, Task scheduling and voltage selection for energy minimization, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.513966]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability

Additional Classification:
  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS

General Terms:
Design, Management, Reliability

Keywords:
multiprocessor, online learning, thermal management