ACM Home Page
Please provide us with feedback. Feedback
Design of high performance pattern matching engine through compact deterministic finite automata
Full text PdfPdf (355 KB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 45th annual Design Automation Conference table of contents
Anaheim, California
SESSION: Securing and debugging embedded systems table of contents
Pages 852-857  
Year of Publication: 2008
ISBN ~ ISSN:0738-100X , 978-1-60558-115-6
Authors
Piti Piyachon  University of Massachusetts, Lowell Lowell, MA
Yan Luo  University of Massachusetts, Lowell Lowell, MA
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
: IEEE/CASS/CANDE/CEDA
: The EDA Consortium
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 10,   Downloads (12 Months): 91,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1391469.1391685
What is a DOI?

ABSTRACT

Pattern matching relies on deterministic finite automata (DFA) to search for predefined patterns. While a bit-DFA method is recently proposed to exploit the parallelism in pattern matching, we identify its limitations and present two schemes, Label Translation Table (LTT) and CAM-based Lookup Table (CLT), to reduce the DFA memory size by 85%, and simplify the design by requiring only four processing elements of bit-DFA instead of thousands.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
 
2
N. S. Artan and H. J. Chao. Multi-packet Signature Detection using Prefix Bloom Filters. In IEEE GLOBECOM, November 2005.
 
3
M. Becchi and S. Cadambi. Memory-Efficient Regular Expression Search Using State Merging. In IEEE INFOCOM, 2007.
 
4
H-J Jung, Z. K. Baker, and V. K. Prasanna. Performance of FPGA Implementation of Bit-split Architecture for Intrusion Detection Systems. In RAW at IEEE IPDPS, April 2006.
 
5
6
7
 
8
Snort. http://www.snort.org/, 2003.
 
9
10
11