On reliable modular testing with vulnerable test access mechanisms

ABSTRACT

In modular testing of system-on-a-chip (SoC), test access mechanisms (TAMs) are used to transport test data between the input/output pins of the SoC and the cores under test. Prior work assumes TAMs to be error-free during test data transfer. The validity of this assumption, however, is questionable with the ever-decreasing feature size of today's VLSI technology and the ever-increasing circuit operational frequency. In particular, when functional interconnects such as network-on-chip (NoC) are reused as TAMs, even if they have passed manufacturing test beforehand, failures caused by electrical noise such as crosstalk and transient errors may happen during test data transfer and make good chips appear to be defective, thus leading to undesired test yield loss. To address the above problem, in this paper, we propose novel solutions that are able to achieve reliable modular testing even if test data may sometimes get corrupted during transmission with vulnerable TAMs, by designing a new "jitter-aware" test wrapper and a new "jitter-transparent" ATE interface. Experimental results on an industrial circuit demonstrate the effectiveness of the proposed technique.

REFERENCES

• 1: Alexandre M. Amory , Frederico Ferlini , Marcelo Lubaszewski , Fernando Moraes, DfT for the Reuse of Networks-on-Chip as Test Access Mechanism, Proceedings of the 25th IEEE VLSI Test Symmposium, p.435-440, May 06-10, 2007 [doi>10.1109/VTS.2007.26]
• 2: A. M. Amory, et al. Wrapper Design for the Reuse of a Bus, Network-on-Chip, or Other Functional Interconnect as Test Access Mechanism. IET Computers & Digital Techniques, 1(3):197--206, May 2007.
• 3: A. Apostolakis, M. Psarakis, D. Gizopoulos, and A. Paschalis. Functional Processor-Based Testing of Communication Peripherals in Systems-on-Chip. 15(8):971--975, Aug. 2007.
• 4: Carl Barnhart , Vanessa Brunkhorst , Frank Distler , Owen Farnsworth , Andrew Ferko , Brion Keller , David Scott , Bernd Koenemann , Takeshi Onodera, Extending OPMISR beyond 10x Scan Test Efficiency, IEEE Design & Test, v.19 n.5, p.65-72, September 2002 [doi>10.1109/MDT.2002.1033794]
• 5: Carl Barnhart , Vanesa Brunkhorst , Frank Distler , Owen Farnsworth , Brion L. Keller , Bernd Koenemann , Andrej Ferko, OPMISR: the foundation for compressed ATPG vectors, Proceedings of the IEEE International Test Conference 2001, p.748-757, October 30-November 01, 2001
• 6: Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002 [doi>10.1109/2.976921]
• 7: D. Bertozzi, L. Benini, and G. D. Micheli. Error Control Schemes for On-Chip Communication Links: the Energy-Reliability Tradeoff. IEEE Transactions on Computer-Aided Design, 24(6):818--831, 2005.
• 8: Érika Cota , Luigi Carro , Marcelo Lubaszewski, Reusing an on-chip network for the test of core-based systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.4, p.471-499, October 2004 [doi>10.1145/1027084.1027088]
• 9: William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th conference on Design automation, p.684-689, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379048]
• 10: Jose Duato , Sudhakar Yalamanchili , Lionel Ni, Interconnection Networks: An Engineering Approach, IEEE Computer Society Press, Los Alamitos, CA, 1997
• 11: Tudor Dumitraş , Sam Kerner , Radu Mărculescu, Towards on-chip fault-tolerant communication, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan [doi>10.1145/1119772.1119817]
• 12: Peter Harrod, Testing Reusable IP - A Case Study, Proceedings of the 1999 IEEE International Test Conference, p.493, September 28-30, 1999
• 13: Jing-Reng Huang , Madhu K. Iyer , Kwang-Ting Cheng, A Self-Test Methodology for IP Cores in Bus-Based Programmable SoCs, Proceedings of the 19th IEEE VLSI Test Symposium, p.198, March 29-April 03, 2001
• 14: Fawnizu Azmadi Hussin , Tomokazu Yoneda , Hideo Fujiwara, Optimization of NoC Wrapper Design under Bandwidth and Test Time Constraints, Proceedings of the 12th IEEE European Test Symposium, p.35-42, May 20-24, 2007 [doi>10.1109/ETS.2007.30]
• 15: Fawnizu Azmadi Hussin , Tomokazu Yoneda , Alex Orailoglu , Hideo Fujiwara, Core-Based Testing of Multiprocessor System-on-Chips Utilizing Hierarchical Functional Buses, Proceedings of the 2007 conference on Asia South Pacific design automation, p.720-725, January 23-26, 2007 [doi>10.1109/ASPDAC.2007.358072]
• 16: A. Krstic , W. C. Lai , K. T. Cheng , L. Chen , S. Dey, Embedded software-based self-testing for SoC design, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514010]
• 17: J. Li, Q. Xu, Y. Hu, and X. Li. Channel Width Utilization Improvement in Testing NoC-Based Systems for Test Time Reduction. In Proc. IEEE International Symposium on Electronic Design, Test & Applications (DELTA), pp. 26--31, 2008.
• 18: Chunsheng Liu , Hamid Sharif , Erika Cota , D. K. Pradhan, Test Scheduling for Network-on-Chip with BIST and Precedence Constraints, Proceedings of the International Test Conference on International Test Conference, p.1369-1378, October 26-28, 2004
• 19: Tiehan Lv , Jorg Henkel , Haris Lekatsas , Wayne Wolf, Enhancing Signal Integrity through a Low-Overhead Encoding Scheme on Address Buses, Proceedings of the conference on Design, Automation and Test in Europe, p.10542, March 03-07, 2003
• 20: Erik Jan Marinissen , Robert G. J. Arendsen , Gerard Bos , Hans Dingemanse , Maurice Lousberg , Clemens Wouters, A structured and scalable mechanism for test access to embedded reusable cores, Proceedings of the 1998 IEEE International Test Conference, p.284-293, October 18-22, 1998
• 21: Srinivasan Murali , Theocharis Theocharides , N. Vijaykrishnan , Mary Jane Irwin , Luca Benini , Giovanni De Micheli, Analysis of Error Recovery Schemes for Networks on Chips, IEEE Design & Test, v.22 n.5, p.434-442, September 2005 [doi>10.1109/MDT.2005.104]
• 22: Open Core Protocol Specification. http://www.ocpip.org.
• 23: Dongkook Park , Chrysostomos Nicopoulos , Jongman Kim , N. Vijaykrishnan , Chita R. Das, Exploring Fault-Tolerant Network-on-Chip Architectures, Proceedings of the International Conference on Dependable Systems and Networks, p.93-104, June 25-28, 2006 [doi>10.1109/DSN.2006.35]
• 24: Prab Varma , Sandeep Bhatia, A structured test re-use methodology for core-based system chips, Proceedings of the 1998 IEEE International Test Conference, p.294-302, October 18-22, 1998
• 25: Q. Xu and N. Nicolici. Resource-Constrained System-on-a-Chip Test: A Survey. IEE Proc., Computers and Digital Techniques, 152(1):67--81, January 2005.
• 26: F. Yuan, L. Huang, and Q. Xu. Re-Examining the Use of Network-on-Chip as Test Access Mechanism. In Proc. Design, Automation, and Test in Europe (DATE), pp. 808--811, 2008.
• 27: Heiko Zimmer , Axel Jantsch, A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA [doi>10.1145/944645.944694]
• 28: Yervant Zorian, Test Requirements for Embedded Core-Based Systems and IEEE P1500, Proceedings of the IEEE International Test Conference, p.191-199, November 03-05, 1997

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.3 Reliability and Testing**

General Terms:
Design, Reliability

Keywords:
modular testing, reliable test, test access mechanisms