Take a look at the new version of this page: [ beta version ]. Tell us what you think.

ABSTRACT

An effective technique to save power during scan based test is to switch off unused scan chains. The results obtained with this method strongly depend on the mapping of scan flip-flops into scan chains, which determines how many chains can be deactivated per pattern.

In this paper, a new method to cluster flip-flops into scan chains is presented, which minimizes the power consumption during test. It is not dependent on a test set and can improve the performance of any test power reduction technique consequently. The approach does not specify any ordering inside the chains and fits seamlessly to any standard tool for scan chain integration.

The application of known test power reduction techniques to the optimized scan chain configurations shows significant improvements for large industrial circuits.

REFERENCES

• 1: Y. Zorian, "A distributed BIST control scheme for complex VLSI devices," in Proceedings of the 11th IEEE VLSI Test Symposium (VTS '93), 1993, pp. 4--9.
• 2: Charles F. Hawkins , Jaume Segura, Test and Reliability: Partners in IC Manufacturing, Part 1, IEEE Design & Test, v.16 n.3, p.64-71, July 1999 [doi>10.1109/54.785836]
• 3: Patrick Girard, Survey of Low-Power Testing of VLSI Circuits, IEEE Design & Test, v.19 n.3, p.82-92, May 2002 [doi>10.1109/MDT.2002.1003802]
• 4: Yu Huang , Sudhakar M. Reddy , Wu-Tung Cheng , Paul Reuter , Nilanjan Mukherjee , Chien-Chung Tsai , Omer Samman , Yahya Zaidan, Optimal Core Wrapper Width Selection and SOC Test Scheduling Based on 3-D Bin Packing Algorithm, Proceedings of the 2002 IEEE International Test Conference, p.74, October 07-10, 2002
• 5: Nicola Nicolici , Bashir M. Al-Hashimi, Power-Conscious Test Synthesis and Scheduling, IEEE Design & Test, v.20 n.04, p.48-55, January 2003 [doi>10.1109/MDT.2003.1214352]
• 6: Stefan Gerstendörfer , Hans-Joachim Wunderlich, Minimized Power Consumption For Scan-Based Bist, Proceedings of the 1999 IEEE International Test Conference, p.77, September 28-30, 1999
• 7: Y. Huang, W. Cheng, and J. Rajski, "Compressed pattern diagnosis for scan chain failures," in IEEE International Test Conference (ITC '05), 8--10 Nov., Austin TX, 2005, p. 30.3.
• 8: Ranganathan Sankaralingam , Nur A. Toubas , Bahram Pouya, Reducing Power Dissipation during Test Using Scan Chain Disable, Proceedings of the 19th IEEE VLSI Test Symposium, p.319, March 29-April 03, 2001
• 9: C. Zoellin, H.-J. Wunderlich, N. Maeding, and J. Leenstra, "BIST power reduction using scan-chain disable in the Cell processor," in IEEE International Test Conference (ITC '06), Santa Clara, CA, USA, Oct. 24-26, 2006.
• 10: Michael E. Imhof , Christian G. Zoellin , Hans-Joachim Wunderlich , Nicolas Maeding , Jens Leenstra, Scan test planning for power reduction, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278614]
• 11: Kenneth M. Butler , Jayashree Saxena , Tony Fryars , Graham Hetherington, Minimizing Power Consumption in Scan Testing: Pattern Generation and DFT Techniques, Proceedings of the International Test Conference on International Test Conference, p.355-364, October 26-28, 2004
• 12: Seiji Kajihara , Koji Ishida , Kohei Miyase, Test Vector Modification for Power Reduction during Scan Testing, Proceedings of the 20th IEEE VLSI Test Symposium, p.160, April 28-May 02, 2002
• 13: Low Power Mixed-Mode BIST Based on Mask Pattern Generation Using Dual LFSR Re-Seeding, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.474, September 16-18, 2002
• 14: Jinkyu Lee , Nur A. Touba, Low Power Test Data Compression Based on LFSR Reseeding, Proceedings of the IEEE International Conference on Computer Design, p.180-185, October 11-13, 2004
• 15: Grzegorz Mrugalski , Janusz Rajski , Dariusz Czysz , Jerzy Tyszer, New test data decompressor for low power applications, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278617]
• 16: V. Dabholkar, S. Chakravarty, I. Pomeranz, and S. Reddy, "Techniques for minimizing power dissipation in scan and combinational circuits during test application," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no. 12, pp. 1325--1333, 1998.
• 17: Y. Bonhomme , P. Girard , L. Guiller , C. Landrault , S. Pravossoudovitch , A. Virazel, Design of Routing-Constrained Low Power Scan Chains, Proceedings of the conference on Design, automation and test in Europe, p.10062, February 16-20, 2004
• 18: James Beausang , Chris Ellingham , Markus Robinson, Integrating Scan into Hierarchical Synthesis Methodologies, Proceedings of the IEEE International Test Conference on Test and Design Validity, p.751-756, October 20-25, 1996
• 19: Mokhtar Hirech , James Beausang , Xinli Gu, A new approach to scan chain reordering using physical design information, Proceedings of the 1998 IEEE International Test Conference, p.348, October 18-22, 1998
• 20: Samy Makar, A layout-based approach for ordering scan chain flip-flops, Proceedings of the 1998 IEEE International Test Conference, p.341-347, October 18-22, 1998
• 21: O. E. Cornelia and V. K. Agarwal, Conditional Stuck-at Fault Model for PLA Test Generation. VLSI Design Laboratory, McGill University, 1989.
• 22: I. Hamzaoglu , J. H. Patel, 20.2 New Techniques for Deterministic Test Pattern Generation, Proceedings of the 16th IEEE VLSI Test Symposium, p.446, April 26-30, 1998
• 23: Pak K. Chan , Martine D. F. Schlag , Jason Y. Zien, Spectral K-way ratio-cut partitioning and clustering, Proceedings of the 30th international conference on Design automation, p.749-754, June 14-18, 1993, Dallas, Texas, United States [doi>10.1145/157485.165117]
• 24: C. M. Fiduccia , R. M. Mattheyses, A linear-time heuristic for improving network partitions, Proceedings of the 19th conference on Design automation, p.175-181, January 1982
• 25: B. W. Kernighan and S. Lin, "An efficient heuristic procedure for partitioning graphs." Bell System Technical Journal, February, vol. 49, no. 2, pp. 291--307, 1970.
• 26: George Karypis , Vipin Kumar, Multilevel k-way hypergraph partitioning, Proceedings of the 36th ACM/IEEE conference on Design automation, p.343-348, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309954]
• 27: M. Riley, L. Bushard, N. Chelstrom, N. Kiryu, and S. Ferguson, "Testability features of the first-generation Cell processor," in Proceedings of the IEEE International Test Conference (ITC '05), 8--10 Nov., Austin TX, 2005, p. 6.1.
• 28: Yuyi Tang , Hans-Joachim Wunderlich , Harald Vranken , Friedrich Hapke , Michael Wittke , Piet Engelke , Ilia Polian , Bernd Becker, X-Masking During Logic BIST and Its Impact on Defect Coverage, Proceedings of the International Test Conference on International Test Conference, p.442-451, October 26-28, 2004

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

General Terms:
Algorithms, Reliability

Keywords:
design for test, low power, scan design, test