| Predictive dynamic thermal management for multicore systems |
| Full text |
Pdf
(468 KB)
|
| Source
|
Annual ACM IEEE Design Automation Conference
archive
Proceedings of the 45th annual Design Automation Conference
table of contents
Anaheim, California
SESSION: Power and thermal considerations in single- and multi-core systems
table of contents
Pages 734-739
Year of Publication: 2008
ISBN ~ ISSN:0738-100X , 978-1-60558-115-6
|
|
Authors
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 20, Downloads (12 Months): 131, Citation Count: 0
|
|
|
ABSTRACT
Recently, processor power density has been increasing at an alarming rate resulting in high on-chip temperature. Higher temperature increases current leakage and causes poor reliability. In this paper, we propose a Predictive Dynamic Thermal Management (PDTM) based on Application-based Thermal Model (ABTM) and Core-based Thermal Model (CBTM) in the multicore systems. ABTM predicts future temperature based on the application specific thermal behavior, while CBTM estimates core temperature pattern by steady state temperature and workload. The accuracy of our prediction model is 1.6% error in average compared to the model in HybDTM [8], which has at most 5% error. Based on predicted temperature from ABTM and CBTM, the proposed PDTM can maintain the system temperature below a desired level by moving the running application from the possible overheated core to the future coolest core (migration) and reducing the processor resources (priority scheduling) within multicore systems. PDTM enables the exploration of the tradeoff between throughput and fairness in temperature-constrained multicore systems. We implement PDTM on Intel's Quad-Core system with a specific device driver to access Digital Thermal Sensor (DTS). Compared against Linux standard scheduler, PDTM can decrease average temperature about 10%, and peak temperature by 5°C with negligible impact of performance under 1%, while running single SPEC2006 benchmark. Moreover, our PDTM outperforms HRTM [10] in reducing average temperature by about 7% and peak temperature by about 3°C with performance overhead by 0.15% when running single benchmark.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
"Intel 64 and IA-32 Architectures Software Developer's Manual," http://support.intel.com/design/processor/manuals/.
|
| |
2
|
|
| |
3
|
|
| |
4
|
X. Chen, "Recursive Least-Squares Method with Membership Functions," in International Conference on Machine learning and Cybernetics, 2004.
|
| |
5
|
S. Gunther, F. Binns, D. Carmean, and J. Hall, "Managing the Impact of increasing Microprocessor Power Consumption," Intel Technology Journal, 2001.
|
 |
6
|
|
| |
7
|
F. Kreith and M. S. Bohn, Principles of Heat Transfer. CENGAGE-Engineering, 2000.
|
 |
8
|
Amit Kumar , Li Shang , Li-Shiuan Peh , Niraj K. Jha, HybDTM: a coordinated hardware-software approach for dynamic thermal management, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA
[doi> 10.1145/1146909.1147052]
|
 |
9
|
|
 |
10
|
|
 |
11
|
Kevin Skadron , Mircea R. Stan , Karthik Sankaranarayanan , Wei Huang , Sivakumar Velusamy , David Tarjan, Temperature-aware microarchitecture: Modeling and implementation, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.1, p.94-125, March 2004
[doi> 10.1145/980152.980157]
|
 |
12
|
Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
|
| |
13
|
|
 |
14
|
|
| |
15
|
|
|