Take a look at the new version of this page: [ beta version ]. Tell us what you think.

ABSTRACT

Clock skew minimization is always very important in the clock tree synthesis. Due to clock gating, the clock tree may include different types of logic gates, e.g., AND gates, OR gates, and buffer gates. If the logic gates at the same level are in different types, which have different timing behaviors, the control of clock skew becomes difficult. Based on that observation, in this paper, we present a novel clock tree design style, called type-matching clock tree, to ensure that the logic gates at the same level are in the same type. We prove that any clock control logic can always be transformed to our type-matching clock tree. Then, based on the idea of type-matching clock tree, we propose a zero skew gated clock tree synthesis algorithm. Compared with the industry-strength gated clock tree synthesis, experimental data show that our approach can significantly reduce the clock skew in every process corner with a small penalty on the clock tree area and the clock tree power consumption.

REFERENCES

• 1: T. H. Chao, Y. C. Hsu, M. Ho, K. D. Boese, and A. B. Kahng, "Zero Skew Clock Routing with Minimum Wirelength", IEEE Trans. on Circuits and Systems - II: Analog and Digital Signal Processing, vol. 39, no. 11, pp. 799--814, 1992.
• 2: A. D. Mehta, Clustering and load balancing for buffered clock tree synthesis, Proceedings of the 1997 International Conference on Computer Design (ICCD '97), p.217, October 12-15, 1997
• 3: C. C. Teng, "Method for Balancing a Clock Tree", United States Patent, Patent No. 6351840, 2002.
• 4: R. S. Rodgers and S. T. Evans, "Method and Apparatus for Minimizing Clock Skew in a Balanced Tree when Interfacing to an Unbalanced Load", United States Patent, Patent No. 6769104, 2004.
• 5: Gustavo E. Téllez , Amir Farrahi , Majid Sarrafzadeh, Activity-driven clock design for low power circuits, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.62-65, November 05-09, 1995, San Jose, California, United States
• 6: L. Benini and G. D. Micheli, "Automatic Synthesis of Low-Power Gated-Clock Finite-State Machines", IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems, vol. 15, no. 6, pp. 630--643, 1996.
• 7: Q. Wu, M. Pedram, and X. Wu, "Clock Gating and Its Application to Low Power Design of Sequential Circuits", IEEE Trans. on Circuits and Systems - I: Fundamental, Theory, and Applications, vol. 47, no. 103, pp. 415--420, 2000.
• 8: A. Farrahi, C. Chen, A. Srivastava, G. Tellez, and M. Sarrafzadeh, "Activity Driven Clock Design", IEEE Trans. on Computer Aided Design of Integrated Circuits and Systems, vol. 20, no. 6, pp. 705--714, 2001.
• 9: J. Oh , M. Pedram, Gated clock routing minimizing the switched capacitance, Proceedings of the conference on Design, automation and test in Europe, p.692-697, February 23-26, 1998, Le Palais des Congrés de Paris, France
• 10: David Garrett , Mircea Stan , Alvar Dean, Challenges in clockgating for a low power ASIC methodology, Proceedings of the 1999 international symposium on Low power electronics and design, p.176-181, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313913]
• 11: D. Borkovic and K. S. McElvain, "Reducing Clock Skew in Clock Gating Circuits", United States Patent, Patent No. 7082582, 2006.
• 12: "Encounter Menu Reference", Product Version 5.2.3, Cadence Inc., 2006.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

General Terms:
Design, Performance

Keywords:
clock network synthesis, gated clock, physical design