Leakage power-aware clock skew scheduling: converting stolen time into leakage power reduction

ABSTRACT

Clock skew scheduling has been traditionally considered as a tool for improving the clock period in a sequential circuit. Timing slack is "stolen" from fast combinational blocks to be used by slower blocks to meet a more stringent clock cycle time. Instead, we can leverage on the borrowed time to achieve leakage power reduction during gate sizing and/or dual V_th assignment. In this paper, we present the first approach to the best of our knowledge for integrating clock skew scheduling, threshold voltage assignment, and gate sizing into one optimization formulation. Over 29 circuits in the ISCAS89 benchmark suite, this integrated approach can reduce leakage power by as much as 55.83% and by 18.79% on average, compared to using combinational circuit based power optimization on each combinational block without considering clock skews. Using a 65nm dual V_th technology library, this corresponds to a 23.87% peak reduction (6.15% on average) in total power at the ambient operating temperature. The average total power reduction further increases to 9.83% if the high temperature library of the same process technology is used.

REFERENCES

• 1: S. Shah , A. Srivastava , D. Sharma , D. Sylvester , D. Blaauw , V. Zolotov, Discrete Vt assignment and gate sizing using a self-snapping continuous formulation, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.705-712, November 06-10, 2005, San Jose, CA
• 2: David Nguyen , Abhijit Davare , Michael Orshansky , David Chinnery , Brandon Thompson , Kurt Keutzer, Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871545]
• 3: Mahesh Ketkar , Sachin S. Sapatnekar, Standby power optimization via transistor sizing and dual threshold voltage assignment, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.375-378, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774628]
• 4: Shih-Hsu, H. and N. Yow-Tyng, Synthesis of nonzero clock skew circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006. 25(6): p. 961--976.
• 5: John P. Fishburn, Clock Skew Optimization, IEEE Transactions on Computers, v.39 n.7, p.945-951, July 1990 [doi>10.1109/12.55696]
• 6: Ivan S. Kourtev , Eby G. Friedman, Timing optimization through clock skew scheduling, Kluwer Academic Publishers, Norwell, MA, 2000
• 7: Velenis, D., et al., Demonstration of speed and power enhancements on an industrial circuit through application of clock skew scheduling. Journal of Circuits, Systems and Computers, 2002. 11(3): p. 231--245.
• 8: Weitong Chuang , Sachin S. Sapatnekar , Ibrahim N. Hajj, A unified algorithm for gate sizing and clock skew optimization to minimize sequential circuit area, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.220-223, November 07-11, 1993, Santa Clara, California, United States
• 9: Fishburn, J. P. and A. E. Dunlop. TILOS: a posynomial programming approach to transistor sizing. in ICCAD 1985.
• 10: Library Compiler User Guide: Modeling Timing, Signal Integrity, and Power in Technology Libraries. Synopsys Online Document, 2007. Z-2007.03.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION
      B.5.2 Design Aids

General Terms:
Algorithms, Design, Performance

Keywords:
clock skew scheduling, dual-Vth, gate sizing, leakage power optimization