Multiobjective optimization of sleep vector for zigzag power-gated circuits in standard cell elements

ABSTRACT

Zigzag power gating (ZPG) has been proposed to alleviate the drawback of power gating in its long wake-up delay, thereby broadening the application of power gating to suppressing active- as well as standby-leakage. However, complicated power network due to the use of nMOS and pMOS switches in zigzag fashion has limited its application to custom circuits. Heterogeneous use of power rails inevitably incurs overhead of area and wirelength during physical design. Furthermore, the use of sleep vector causes additional switching power when entering standby mode and returning back to active mode. The switching power should be minimized not to outweigh the leakage saving by employing ZPG scheme. In this paper, we propose a complete power network architecture, which allows us to use unmodified standard cell elements for implementing ZPG circuits. We formulate selecting sleep vector as a multi-objective optimization problem, minimizing transition energy and total wirelength. We solve the problem by employing multiobjective genetic-based algorithm. Experimental results show the saving of 39% in transition energy and 8% in wirelength, on average, for several benchmark circuits in 65-nm technology. The complete design flow starting from RTL description down to layout is proposed, and assessed with 65-nm technology.

REFERENCES

• 1: S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "A 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS," IEEE Journal of Solid-State Circuits, vol. 30, no. 8, pp. 847--854, Aug. 1995.
• 2: K. Kumagai, H. Iwaki, H. Yoshida, H. Suzuki, T. Yamada, and S. Kurosawa, "A novel powering-down scheme for low Vt cmos circuits," in Proc. Symp. on VLSI Circuits, June 1998, pp. 44--45.
• 3: P. Royannez, H. Mair, F. Dahan, M. Wagner, M. Streeter, L. Bouetel, J. Blasquez, H. Clasen, G. Semino, J. Dong, D. Scott, B. Pitts, C. Raibaut, and U. Ko, "90nm low leakage SoC design techniques for wireless applications," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2006, pp. 138--139.
• 4: Kanak Agarwal , Kevin Nowka , Harmander Deogun , Dennis Sylvester, Power Gating with Multiple Sleep Modes, Proceedings of the 7th International Symposium on Quality Electronic Design, p.633-637, March 27-29, 2006 [doi>10.1109/ISQED.2006.102]
• 5: M. Horiguchi, T. Sakata, and K. Itoh, "Swichted-sourceimpedance CMOS circuit for low standby subthreshold current giga-scale LSI's," IEEE Journal of Solid-State Circuits, vol. 28, no. 11, pp. 1131--1135, Nov. 1993.
• 6: K.-S. Min, H. Kawaguchi, and T. Sakurai, "Zigzag super cut-off CMOS (ZSCCMOS) block activation with self-adaptive voltage level controller: An alternative to clock-gating scheme in leakage dominant era," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2003, pp. 400--401.
• 7: T. Miyazaki, T. Q. Canh, H. Kawaguchi, and T. Sakurai, "Observation of one-fifth-of-a-clock wake-up time of power-gated circuit," in Proc. Custom Integrated Circuits Conf., Oct. 2004, pp. 87--90.
• 8: David Duarte , Yuh-Fang Tsai , Narayanan Vijaykrishnan , Mary Jane Irwin, Evaluating Run-Time Techniques for Leakage Power Reduction, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.31, January 07-11, 2002
• 9: Chi-Ying Tsui , José Monteiro , Massoud Pedram , Srinivas Devadas , Alvin M. Despain , Bill Lin, Power estimation methods for sequential logic circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.3, p.404-416, Sept. 1995 [doi>10.1109/92.406998]
• 10: L. Benini and G. D. Micheli, "State assignment for low power dissipation," IEEE Journal of Solid-State Circuits, vol. 30, no. 3, pp. 258--268, Mar. 1995.
• 11: K. Deb, A. Pratap, S. Agarwal, and T. Meyarivan, "A fast and elitist multiobjective genetic algorithm: NSGA-II," IEEE Tr. on Evolutionary Computation, vol. 6, no. 2, pp. 182--197, Apr. 2002.
• 12: S. Ercolani, M. Favalli, M. Damiani, P. Olivo, and B. Riccó, "Estimate of signal probability in combinational logic networks," in Proc. European Test Conf., Apr. 1989, pp. 132--138.
• 13: S. Mutoh, S. Shigematsu, Y. Gotoh, and S. Konaka, "Design method of MTCMOS power switch for low-voltage highspeed LSIs," in Proc. Asia South Pacific Design Automation Conf., Jan. 1999, pp. 113--116.
• 14: "Opencores," http://www.opencores.org/.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Layout

General Terms:
Algorithms, Design

Keywords:
leakage current, low power, sleep vector, standard-cell, zigzag power gating