ACM Home Page
Please provide us with feedback. Feedback
Specify-explore-refine (SER): from specification to implementation
Full text PdfPdf (538 KB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 45th annual Design Automation Conference table of contents
Anaheim, California
SESSION: Special session: ESL methodologies for platform-based synthesis table of contents
Pages 586-591  
Year of Publication: 2008
ISBN ~ ISSN:0738-100X , 978-1-60558-115-6
Authors
A. Gerstlauer  University of California, Irvine
J. Peng  University of California, Irvine
D. Shin  University of California, Irvine
D. Gajski  University of California, Irvine
A. Nakamura  InterDesign Technologies, Inc., Minato-Ku Tokyo, Japan
D. Araki  InterDesign Technologies, Inc., Minato-Ku Tokyo, Japan
Y. Nishihara  Japanese Aerospace, Exploration Agency, Tsukuba Space Center, Sengen, Tsukuba Ibaraki, Japan
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
: IEEE/CASS/CANDE/CEDA
: The EDA Consortium
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 8,   Downloads (12 Months): 62,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1391469.1391617
What is a DOI?

ABSTRACT

Driven by increasing complexity and reliability demands, the Japanese Aerospace Exploration Agency (JAXA) in 2004 commissioned development of ELEGANT, a complete SpecC-based environment for electronic system-level (ESL) design of space and satellite electronics. As integral part of ELEGANT, the Center for Embedded Computer System (CECS) has developed and supplied the SER tool set. Following a Specify-Explore-Refine methodology, SER supports system-level design space exploration, interactive platform development and automatic model refinement and model generation. The SER engine has been successfully integrated into ELEGANT. With SER at its core, ELEGANT provides a seamless tool chain for modeling verification and synthesis from top-level specification down to embedded HW/SW implementation. ELEGANT and SER have been succesfully delivered to JAXA and its suppliers. Tools are currently being deployed in companies like NEC Toshiba Space Systems. Evaluation results prove the feasibility of the approach for design space exploratoin, rapid virtual prototyping and system synthesis resulting in tremendous productivity and reliability gains. In addition, ELEGANT has been commercialized for general market availability. The SER component has been licensed to InterDesign Technologies, Inc. (IDT) and it is available from, sold and supported by IDT.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
Center for Embedded Computer Systems. SpecC home page. http://www.cecs.uci.edu/~specc.
 
2
CoWare. Virtual Platform Designer. http://www.coware.com.
 
3
R. Dömer, A. Gerstlauer, and D. Gajski. SpecC Language Reference Manual, Version 2.0. SpecC Technology Open Consortium, http://www.specc.org, December 2002.
 
4
R. Dömer, A. Gerstlauer, J. Peng, D. Shin, L. Cai, H. Yu, S. Abdi, and D. Gajski. System-on-Chip Environment: A SpecC-based Framework for Heterogeneous MPSoC Design. EURASIP Journal on Embedded Systems, 2008.
 
5
Forte Design Systems. Cynthesizer. http://www.forteds.com.
 
6
 
7
D. D. Gajski, J. Zhu, R. Dömer, A. Gerstlauer, and S. Zhao. SpecC: Specification Language and Design Methodology. Kluwer Academic Publishers, 2000.
 
8
 
9
A. Gerstlauer, D. Shin, S. Abdi, P. Chandraiah, and D. D. Gajski. Design of a MP3 decoder using the System-On-Chip Environment (SCE). Technical Report CECS-TR-07-05, Center for Embedded Computer Systems, November 2007.
 
10
 
11
InterDesign Technologies, Inc. VisualSpec. http://www.interdesigntech.co.jp.
 
12
International technology roadmap for semiconductors. http://public.itrs.net, 2007.
 
13
MIPS Technologies, Inc. MIPS64 5Kf Processor Core Datasheet, 2001.
 
14
NEC System Technologis, Ltd. CyberWorkBench. http://www.necst.co.jp/product/cwb.
 
15
Semiconductor Technology Academic Research Center. http://www.starc.jp.
 
16
Underbit Technologies Inc. MAD: MPEG audio decoder. http://www.underbit.com/products/mad.
 
17
VaST Systems. VaST tools and models for embedded system design. http://www.vastsystems.com.

Collaborative Colleagues:
A. Gerstlauer: colleagues
J. Peng: colleagues
D. Shin: colleagues
D. Gajski: colleagues
A. Nakamura: colleagues
D. Araki: colleagues
Y. Nishihara: colleagues