ACM Home Page
Please provide us with feedback. Feedback
Topological routing to maximize routability for package substrate
Full text PdfPdf (444 KB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 45th annual Design Automation Conference table of contents
Anaheim, California
SESSION: Beyond the die - packaging and die stacking table of contents
Pages 566-569  
Year of Publication: 2008
ISBN ~ ISSN:0738-100X , 978-1-60558-115-6
Authors
Shenghua Liu  Tsinghua University, Beijing, China
Guoqiang Chen  Magma Design Automation, Inc., San Jose, CA
Tom Tong Jing  University of California at Los Angeles, Los Angeles, CA
Lei He  University of California at Los Angeles, Los Angeles, CA
Tianpei Zhang  University of Minnesota, Minneapolis, MN
Robi Dutta  Magma Design Automation, Inc., San Jose, CA
Xian-Long Hong  Tsinghua University, Beijing, China
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
: IEEE/CASS/CANDE/CEDA
: The EDA Consortium
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 11,   Downloads (12 Months): 47,   Citation Count: 1
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1391469.1391612
What is a DOI?

ABSTRACT

Compared with on-chip routers, the existing commercial tools for off-chip routing have a much lower routability and often result in a large number of unrouted nets for manual routing. In this paper, we develop an effective, yet efficient, substrate routing algorithm, applying dynamic pushing to alleviate the net ordering problem and reordering and rerouting for further wire length and congestion reduction. Compared with an industrial design tool that leaves 936 nets unrouted for nine industrial designs with a total of 6100 nets, our algorithm reduces the unrouted nets to 212, a 4.5-times net number reduction and practically more design time reduction.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
F. Bossen. Anisotropic mesh generation with particles. In M. S. thesis, Univ. of CMU, 1996.
 
2
S. S. Chen, J. J. Chen, S. J. Chen, and C. C. Tsai. An automatic router for the pin grid array package. In Proc. Asia South Pacific Design Automation Conf., pages 275--281, 1999.
 
3
L. P. Chew. Constraint Delaunay triangulations. Algorithmica, 4(1):97--108, 1980.
4
5
 
6
 
7
C. C. Tsai, C. M. Wang, and S. J. Chen. NEWS: a net-even-wiring system for the routing on a multilayer PGA package. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 17(2):182--189, 1998.
8
 
9


Collaborative Colleagues:
Shenghua Liu: colleagues
Guoqiang Chen: colleagues
Tom Tong Jing: colleagues
Lei He: colleagues
Tianpei Zhang: colleagues
Robi Dutta: colleagues
Xian-Long Hong: colleagues