Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement

ABSTRACT

Magnetic Random Access Memory (MRAM) has been considered as a promising memory technology due to many attractive properties. Integrating MRAM with CMOS logic may incur extra manufacture cost, due to its hybrid magnetic-CMOS fabrication process. Stacking MRAM on top of CMOS logics using 3D integration is a way to minimize this cost overhead. In this paper, we discuss the circuit design issues for MRAM, and present the MRAM cache model. Based on the model, we compare MRAM against SRAM and DRAM in terms of area, performance, and energy. Finally we conduct architectural evaluation for 3D microprocessor stacking with MRAM. The experimental results show that MRAM stacking offers competitive IPC performance with a large reduction in power consumption compared to SRAM and DRAM counterparts.

REFERENCES

• 1: Yuan Xie , Gabriel H. Loh , Bryan Black , Kerry Bernstein, Design space exploration for 3D architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.2, p.65-103, April 2006 [doi>10.1145/1148015.1148016]
• 2: M. Hosomi, H. Yamagishi, and T. Yamamoto, "A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram," in International Electron Devices Meeting, 2005, pp. 459--462.
• 3: T. Kawahara, R. Takemura, and K. Miura, "2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current Read," in IEEE International Solid-State Circuits Conference, 2007, pp. 480--617.
• 4: W. Zhao, E. Belhaire, and Q. Mistral, "Macro-model of Spin-Transfer Torque based Magnetic Tunnel Junction device for hybrid Magnetic-CMOS design," in IEEE International Behavioral Modeling and Simulation Workshop, 2006, pp. 40--43.
• 5: Bryan Black , Murali Annavaram , Ned Brekelbaum , John DeVale , Lei Jiang , Gabriel H. Loh , Don McCaule , Pat Morrow , Donald W. Nelson , Daniel Pantuso , Paul Reed , Jeff Rupley , Sadasivan Shankar , John Shen , Clair Webb, Die Stacking (3D) Microarchitecture, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.469-479, December 09-13, 2006 [doi>10.1109/MICRO.2006.18]
• 6: Gian Luca Loi , Banit Agrawal , Navin Srivastava , Sheng-Chih Lin , Timothy Sherwood , Kaustav Banerjee, A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147160]
• 7: R. Desikan, C. R. Lefurgy, S. W. Keckler, and D. Burger, "On-chip MRAM as a high-bandwidth low-latency replacement for DRAM physical memories," Tech. Rep., 2002.
• 8: R. Desikan, S. Keckler, and D. Burger, "Assessment of MRAM technology characteristics and architectures," Tech. Rep., 2002.
• 9: W. Reohr, H. Honigschmid, and R. Robertazzi, "Memories of tomorrow," IEEE Circuits and Device Mag., 2002.
• 10: T. M. Maffitt , J. K. DeBrosse , J. A. Gabric , E. T. Gow , M. C. Lamorey , J. S. Parenteau , D. R. Willmott , M. A. Wood , W. J. Gallagher, Design considerations for MRAM, IBM Journal of Research and Development, v.50 n.1, p.25-39, January 2006 [doi>10.1147/rd.501.0025]
• 11: M. Oishi, "Spin Injection MRAM main focus at MMM," Tech. Rep., 2007.
• 12: K. Krewel, "Alpha ev7 processor: A high-performance tradition continues," Microprocessor Report, 2005.
• 13: Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997 [doi>10.1145/268806.268810]
• 14: Christianto C. Liu , Ilya Ganusov , Martin Burtscher , Sandip Tiwari, Bridging the Processor-Memory Performance Gapwith 3D IC Technology, IEEE Design & Test, v.22 n.6, p.556-564, November 2005 [doi>10.1109/MDT.2005.134]
• 15: T. Kirihata, G. Mueller, and M. Clinton, "A 113mm² 600Mb/sec/pin 512Mb DDR2 SDRAM with vertically folded bitline architecture," in IEEE International Solid-State Circuts Conference, 2001, pp. 382--383.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles

General Terms:
Design, Performance

Keywords:
3D stacking, MRAM