Precise failure localization using automated layout analysis of diagnosis candidates

ABSTRACT

Traditional software-based diagnosis of failing chips typically identifies several lines where the failure is believed to reside. However, these lines can span across multiple layers and can be very long in length. This makes physical failure analysis difficult. In contrast, there are emerging diagnosis techniques that identify both the faulty lines as well as the neighboring conditions for which an affected line becomes faulty. In this paper, an approach is presented to improve failure localization by automatically analyzing the information associated with the outcome of diagnosis. Experimental results show a significant improvement in failure localization when this method is applied to 106 real IC failures.

REFERENCES

• 1: Semiconductor Industry Association, "The International Technology Roadmap for Semiconductors," 2005 edition.
• 2: L. C. Wagner, "Failure Analysis of Integrated Circuits Tool and Techniques," Kluwer Academic Publishers, Chapter 1: Introduction, pp. 1--12, 1999.
• 3: R. Desineni, O. Poku, and R. D. Blanton. "A Logic Diagnosis Methodology for Improved Localization and Extraction of Accurate Defect Behavior," International Test Conference, p. 12.3, 2006.
• 4: L. C. Wagner, "Failure Analysis of Integrated Circuits Tool and Techniques," Kluwer Academic Publishers, Chapter 11: Chemical Analysis, pp. 195--204, 1999.
• 5: K. S. Wills and S. Perungulam, "Delayering Techniques: Dry Processes, Wet Chemical Processing and Parallel Lapping," Microelectronics Failure Analysis Desktop Reference, p. 446, 2004.
• 6: D. Rusli, "Etching Method using an At Least Semi-Solid Media," www.patentstorm.us/patents/7098143-description.html.
• 7: T. Haddock and S. Boddicker, "Failure Analysis of Integrated Circuits Tool and Techniques," Kluwer Academic Publishers, Chapter 9: Cross Section Analysis, pp. 159--174, 1999.
• 8: L. C. Wagner, "Failure Analysis of Integrated Circuits Tool and Techniques," Kluwer Academic Publishers, Chapter 10: Inspection Techniques, pp. 175--194, 1999.
• 9: B. Engel, E. Levine, J. Petrus and A. Shore, "The Art of Cross Sectioning," Microelectronics Failure Analysis Desktop Reference, p. 473, 2004.
• 10: T. J. Vogels et al., "Progressive Bridge Identification," International Test Conference, pp. 309--318, 2003.
• 11: Srikanth Venkataraman , Scott B. Drummonds, A Technique for Logic Fault Diagnosis of Interconnect Open Defects, Proceedings of the 18th IEEE VLSI Test Symposium (VTS'00), p.313, April 30-May 04, 2000
• 12: G. Ontko, "Fault Isolation of Large Nets Using Bridging Fault Analysis," International Symposium for Testing and Failure Analysis, pp. 99--102, 2004.
• 13: D. Bodoh, A. Blakely and T. Garyet, "Diagnostic Fault Simulation for the Failure Analyst," International Symposium for Testing and Failure Analysis, pp. 181--190, 2004.
• 14: C. Hora and S. Eichenberger, "Towards High Accuracy Fault Diagnosis of Digital Circuits," International Symposium for Testing and Failure Analysis, pp. 47--51, 2004.
• 15: Srikanth Venkataraman , W. Kent Fuchs, A deductive technique for diagnosis of bridging faults, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.562-567, November 09-13, 1997, San Jose, California, United States
• 16: R. D. Blanton, K. N. Dwarakanath, and R. Desineni, "Defect Modeling Using Fault Tuples," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 2450--2464, Nov. 2006.
• 17: www.si2.org/openeda.si2.org.
• 18: www.cgal.org.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

General Terms:
Algorithms, Reliability, Verification

Keywords:
defect localization, diagnosis, layout analysis, physical failure analysis