Multiprocessor performance estimation using hybrid simulation

ABSTRACT

With the growing number of programmable processing elements in today's Multi Processor System-on-Chip (MPSoC) designs, the synergy required for the development of the hardware architecture and the software running on them is also increasing. In MPSoC development environment, changes in the hardware architecture can bring in extensive re-partitioning or re-parallelization of the software architecture. Fast and accurate functional simulation and performance estimation techniques are needed to cope with this co-design problem at the early phases of MPSoC design space exploration. The current paper addresses this issue by introducing a framework which combines hybrid simulation, cache simulation and online trace-driven replay techniques to accurately predict performance of programmable elements in an MPSoC environment. The resulting simulation technique can easily cope with the continuous re-organizations of software architectures during an Instruction Set Simulator (ISS) based design process. Experimental results show that this framework can improve system simulation speed by 3-5× on average while achieving accuracy closely comparable to traditional ISSes.

REFERENCES

• 1: J. Edler and M. D. Hill. Dinero IV Trace-Driven Uniprocessor Cache Simulator "http://www.cs.wisc.edu/ markhill/DineroIV/".
• 2: L. Eeckhout , K. de Bosschere , H. Neefs, Performance analysis through synthetic trace generation, Proceedings of the 2000 IEEE International Symposium on Performance Analysis of Systems and Software, p.1-6, April 24-25, 2000
• 3: Lei Gao , Stefan Kraemer , Rainer Leupers , Gerd Ascheid , Heinrich Meyr, A fast and generic hybrid simulation approach using C virtual machine, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria [doi>10.1145/1289881.1289885]
• 4: Tony D. Givargis , Frank Vahid , Jörg Henkel, Trace-driven system-level power evaluation of system-on-a-chip peripheral cores, Proceedings of the 2001 conference on Asia South Pacific design automation, p.306-312, January 2001, Yokohama, Japan [doi>10.1145/370155.370363]
• 5: J. Jung, S. Yoo, and K. Choi. Fast cycle-approximate MPSoC simulation based on synchronization time-point prediction. Design Automation for Embedded Systems, 11(4):223--247, December 2007.
• 6: Kingshuk Karuri , Mohammad Abdullah Al Faruque , Stefan Kraemer , Rainer Leupers , Gerd Ascheid , Heinrich Meyr, Fine-grained application source code profiling for ASIP design, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, Anaheim, California, USA [doi>10.1145/1065579.1065666]
• 7: Tim Kogel , Malte Doerper , Andreas Wieferink , Rainer Leupers , Gerd Ascheid , Heinrich Meyr , Serge Goossens, A modular simulation framework for architectural exploration of on-chip interconnection networks, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA [doi>10.1145/944645.944648]
• 8: Stefan Kraemer , Lei Gao , Jan Weinstock , Rainer Leupers , Gerd Ascheid , Heinrich Meyr, HySim: a fast simulation framework for embedded software development, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria [doi>10.1145/1289816.1289837]
• 9: Michael Laurenzano , Beth Simon , Allan Snavely , Meghan Gunn, Low cost trace-driven memory simulation using SimPoint, ACM SIGARCH Computer Architecture News, v.33 n.5, December 2005 [doi>10.1145/1127577.1127593]
• 10: mAgic DSP. www.atmel.com.
• 11: T. Meyerowitz, M. Sauermann, D. Langen, and A. Sangiovanni-Vincentelli. Source-Level timing annotation and simulation for a heterogeneous multiprocessor. In DATE '08: Conference on Design, Automation and Test in Europe, 2008.
• 12: Anish Muttreja , Anand Raghunathan , Srivaths Ravi , Niraj K. Jha, Hybrid simulation for embedded software energy estimation, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, Anaheim, California, USA [doi>10.1145/1065579.1065590]
• 13: A. Muttreja, A. Raghunathan, S. Ravi, and N. K. Jha. Hybrid Simulation for Energy Estimation of Embedded Software. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007.
• 14: Jeffrey Namkung , Dohyung Kim , Rajesh Gupta , Igor Kozintsev , Jean-Yves Bouget , Carole Dulong, Phase guided sampling for efficient parallel application simulation, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea [doi>10.1145/1176254.1176301]
• 15: Achim Nohl , Gunnar Braun , Oliver Schliebusch , Rainer Leupers , Heinrich Meyr , Andreas Hoffmann, A universal technique for fast and flexible instruction-set architecture simulation, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.513927]
• 16: E. Perelman, M. Polito, J.-Y. Bouguet, J. Sampson, B. Calder, and C. Dulong. Detecting Phases in Parallel Applications on Shared Memory Architectures. In IPDPS '06: IEEE International Parallel and Distributed Processing Symposium, 2006.
• 17: T. Sherwood, E. Perelman, G. Hamerly, S. Sair, and B. Calder. Discovering and exploiting program phases. IEEE Micro, pages 84--93, December 2003.
• 18: Soren Sonntag , Matthias Gries , Christian Sauer, Performance Evaluation of Packet Processing Architectures Using Multiclass Queuing Networks, Proceedings of the 39th annual Symposium on Simulation, p.80-89, April 02-06, 2006 [doi>10.1109/ANSS.2006.35]
• 19: T. Wild , A. Herkersdorf , R. Ohlendorf, Performance evaluation for system-on-chip architectures using trace-based transaction level simulation, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 20: Roland E. Wunderlich , Thomas F. Wenisch , Babak Falsafi , James C. Hoe, SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 21: Jianwen Zhu , Daniel D. Gajski, A retargetable, ultra-fast instruction set simulator, Proceedings of the conference on Design, automation and test in Europe, p.62-es, January 1999, Munich, Germany [doi>10.1145/307418.307509]

INDEX TERMS

Primary Classification:
  I. Computing Methodologies
  I.6 SIMULATION AND MODELING
      I.6.7 Simulation Support Systems
          Subjects: Environments

General Terms:
Design

Keywords:
HySim, MPSoC, address recovery, cache simulation, cross replay, hybrid simulation, performance estimation