Automated design of self-adjusting pipelines

ABSTRACT

We propose a self-adjusting pipeline structure to enhance chip performance and robustness considering the effects of process variations. We achieve this by introducing delay sensors to monitor internal timing violations within a pipeline stage and variable clock skew buffers to adjust the timing of the pipeline stage based on the feedback from the delay sensors. Furthermore, we formulate the delay sensor insertion and variable clock skew configuration problem as a stochastic mixed-integer programming problem and propose a simulated-annealing based algorithm to solve it. A comparison between the designs with and without the self-adjusting enhancement reveals that, we are able to improve the average performance of a batch of chips by 9.5%.

REFERENCES

• 1: Animesh Datta , Swarup Bhunia , Saibal Mukhopadhyay , Nilanjan Banerjee , Kaushik Roy, Statistical Modeling of Pipeline Delay and Design of Pipeline under Process Variation to Enhance Yield in sub-100nm Technologies, Proceedings of the conference on Design, Automation and Test in Europe, p.926-931, March 07-11, 2005 [doi>10.1109/DATE.2005.278]
• 2: Azadeh Davoodi , Ankur Srivastava, Variability driven gate sizing for binning yield optimization, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147152]
• 3: Michael Orshansky , Sani Nassif , Duane Boning, Design for Manufacturability and Statistical Design: A Comprehensive Approach, Springer-Verlag New York, Inc., Secaucus, NJ, 2006
• 4: Sinha, D., N. Shenoy, and H. Zhou, Statistical Timing Yield Optimization by Gate Sizing. IEEE Trans. on Very Large Scale Integrated (VLSI) Systems, 2006. 14(10): p. 1140--1146.
• 5: Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003
• 6: A. Chakraborty , K. Duraisami , A. Sathanur , P. Sithambaram , L. Benini , A. Macii , E. Macii , M. Poncino, Dynamic thermal clock skew compensation using tunable delay buffers, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany [doi>10.1145/1165573.1165612]
• 7: Duraisami, K., et al. Design Exploration of a Thermal Management Unit for Dynamic Control of Temperature-Induced Clock Skew. in Int. Symp. on Circuits and Systems. 2007.
• 8: Jieyi Long , Ja Chun Ku , Seda Ogrenci Memik , Yehea Ismail, A self-adjusting clock tree architecture to cope with temperature variations, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
• 9: Bowman, K. A., S. G. Duvall, and J. D. Meindl, Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution for Gigascale Integration. IEEE Journal of Solid-State Circuits, 2002. 37(2).
• 10: Das, A., et al. Mitigating the Effects of Process Variations: Architectural Approaches for Improving Batch Performances. in Workshop on Architectural Support for Gigascale Integration. 2007.
• 11: Ghosh, S., et al., A Novel Delay Fault Testing Methodology using Low-Overhead Built-In Delay Sensor. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 2007. 25(12).
• 12: Ntaimo, L. and M. W. Tanner, Computations with Disjunctive Cuts for Two-Stage Stochastic Mixed 0-1 Integer Programming 2007, Stochastic Programming E-Print Series.
• 13: Kargupta, H. and D. E. Goldberg. SEARCH, Blackbox Optimization, and Sample Complexity. in Foundation of Genetic Algorithm. 1997.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.4 PERFORMANCE OF SYSTEMS

General Terms:
Design, Performance, Reliability

Keywords:
delay monitoring, self-adjusting, variable clock skews