| Optimality and improvement of dynamic voltage scaling algorithms for multimedia applications |
| Full text |
Pdf
(464 KB)
|
| Source
|
Annual ACM IEEE Design Automation Conference
archive
Proceedings of the 45th annual Design Automation Conference
table of contents
Anaheim, California
SESSION: Application mapping and power efficiency
table of contents
Pages 179-184
Year of Publication: 2008
ISBN ~ ISSN:0738-100X , 978-1-60558-115-6
|
|
Authors
|
|
| Sponsors |
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 7, Downloads (12 Months): 117, Citation Count: 0
|
|
|
ABSTRACT
The time-varying workload for multimedia applications poses a great challenge for the efficient performance of dynamic voltage scaling (DVS) algorithms. While many DVS algorithms have been proposed for real-time applications, there does not yet exist a systematic method for evaluating the optimality of such DVS algorithms. In this paper, we propose an offline linear programming (LP) method to determine the minimum energy consumption for processing multimedia tasks under stringent delay deadlines. Based on this lower bound, we evaluate the efficiency of various existing DVS algorithms. Furthermore, we modify the LP formulation to construct an online robust sequential linear programming DVS algorithm for real-time multimedia processing. Simulation results from decoding over a wide range of video sequences shows that on average, our online algorithm consumes less than 1% more energy than the optimal lower bound while dropping only 0.1% of all scheduled decoding jobs, while the existing best algorithm consumes roughly 3% more energy at the same miss rate.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
|
| |
2
|
D. Marculescu. On the use of microarchitecture-driven dynamic voltage scaling. Proceedings of the Workshop on Complexity-Effective Design, 2000.
|
 |
3
|
|
| |
4
|
|
| |
5
|
Y. Zhu, and F. Mueller. Feedback EDF scheduling exploiting dynamic voltage scaling. Proceedings of the 11th international conference on Computer Architecture, 2004.
|
 |
6
|
Kihwan Choi , Karthik Dantu , Wei-Chung Cheng , Massoud Pedram, Frame-based dynamic voltage and frequency scaling for a MPEG decoder, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.732-737, November 10-14, 2002, San Jose, California
[doi> 10.1145/774572.774680]
|
 |
7
|
Yifan Zhu , Frank Mueller, DVSleak: combining leakage reduction and voltage scaling in feedback EDF scheduling, Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 13-15, 2007, San Diego, California, USA
|
| |
8
|
B. Foo, and M. van der Schaar. A queuing theoretic approach to processor power adaptation for video decoding systems. IEEE Trans. Signal Process, to appear.
|
 |
9
|
|
 |
10
|
Steven M. Martin , Krisztian Flautner , Trevor Mudge , David Blaauw, Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.721-725, November 10-14, 2002, San Jose, California
[doi> 10.1145/774572.774678]
|
| |
11
|
|
| |
12
|
J. Dunning, G. Garcia, J. Lundberg, and E. Nuckolls. An all-digital phase-locked loop with 50-cycle lock time suitable for high-performance microprocessors. IEEE Journal of Solid-State Circuits, Volume 30, Issue 4, Apr 1995 Page(s):412--422.
|
| |
13
|
A. Adas. Traffic Models in Broadband Networks. IEEE Communications Magazine, Vol. 35, Issue 7, July 1997.
|
| |
14
|
Z. Cao, B. Foo, L. He, and M. van der Schaar. Optimality and Improvement of Dynamic Voltage Scaling Algorithms for Multimedia Applications. Technical Report UCLA, 08--267, 2008.
|
|