iVisual

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

iVisual: an intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor

Full text

Pdf (693 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 45th annual Design Automation Conference table of contents

Anaheim, California

SESSION: Special session: student design contest table of contents

Pages 90-95

Year of Publication: 2008

ISBN ~ ISSN:0738-100X , 978-1-60558-115-6

Authors

Chih-Chi Cheng	National Taiwan University, Taipei, Taiwan
Chia-Hua Lin	National Taiwan University, Taipei, Taiwan
Chung-Te Li	National Taiwan University, Taipei, Taiwan
Samuel C. Chang	National Taiwan University, Taipei, Taiwan
Liang-Gee Chen	National Taiwan University, Taipei, Taiwan

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
: IEEE/CASS/CANDE/CEDA
: The EDA Consortium

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 15, Downloads (12 Months): 65, Citation Count: 0

Additional Information:

abstract references index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/1391469.1391495 What is a DOI?

ABSTRACT

iVisual, an intelligent visual sensor SoC integrating 2790fps CMOS image sensor and 76.8GOPS, 374mW vision processor, is implemented on a 7.5mmx9.4mm die with 0.18μm CIS process. The light-in, answer-out SoC architecture avoids privacy problems of intelligent visual sensor. The feature processor and inter-processor synchronization scheme together increase 51% of average throughput. The 205GOPS/W power efficiency and 1.16GOPS/mm² area efficiency are achieved.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Ralf M. Philipp et al., "A 128x128 33mw 30frames/s single-chip stereo imager," in ISSCC Dig. Tech. Papers, 2006, pp. 506--507.
	2	S. Kyo, T. Koga, S. Okazaki, R. Uchida, S. Yoshimoto, and I. Kuroda, "A 51.2 GOPS scalable video recognition processor for intelligent cruise control based on a linear array of 128 4-way VLIW processing elements," in ISSCC Dig. Tech. Papers, 2003, vol. 1, pp. 48--49.
	3	A. Abbo, R. Kleihorst, V. Choudhary, L. Sevat, P. Wielage, S. Mouy, and M. Heijligers, "XETAL-II: A 107 GOPS, 600mW massively-parallel processor for video scene analysis," in ISSCC Dig. Tech. Papers, 2007, vol. 1, pp. 270--271.
	4	Alan J. Lipton et al., "The intelligent vision sensor: Turning video into information," in 2007 IEEE International Conference on Video and Signal Based Surveillance, 2007.
	5	N. Kawai and S. Kawahito, "Noise analysis of high-gain, low-noise column readout circuits for CMOS image sensors," IEEE Transactions on Electron Devices, vol. 51, no. 4, pp. 185--194, Feb 2004.
	6	I. Takayanagi et al., "A 1.25-inch 60-frames/s 8.3-m-pixel degital-output CMOS image sensor," IEEE J. Solid-State Circuits, vol. 40, no. 11, pp. 2305--2314, Nov 2005.
	7	S. Yoshihara et al., "A 1/1.8-inch 6.4mpixel 60 frames/s CMOS image sensor with seamless mode change," in ISSCC Dig. Tech. Papers, 2006, pp. 492--493.