Analog placement based on hierarchical module clustering

ABSTRACT

In analog layout design, it is very important to reduce the parasitic coupling effects and improve the circuit performance. Consequently, the most important device-level placement constraints are matching, symmetry, and proximity. However, many previous works deal with these constraints separately, and none of them mention how to handle different constraints simultaneously and hierarchically. In this paper, we first give a case study to show the needs of integrating these constraints in a hierarchical manner. Then, we present the first formulation for analog placement based on hierarchical module clustering. Our approach can handle analog placement with various constraint groups including matching, (hierarchical) symmetry, and (hierarchical) proximity groups. To our best knowledge, this is also the first work in the literature to handle floorplanning with the clustering constraint using the B*-tree based representation. Experimental results based on industrial analog designs show that our approach is very effective and efficient.

REFERENCES

• 1: Florin Balasa, Modeling non-slicing floorplans with binary trees, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 2: Florin Balasa , Koen Lampaert, Module placement for analog layout using the sequence-pair representation, Proceedings of the 36th ACM/IEEE conference on Design automation, p.274-279, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309930]
• 3: Florin Balasa , Sarat C. Maruvada , Karthik Krishnamoorthy, Efficient solution space exploration based on segment trees in analog placement with symmetry constraints, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.497-502, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774645]
• 4: Yun-Chih Chang , Yao-Wen Chang , Guang-Ming Wu , Shu-Wei Wu, B*-Trees: a new representation for non-slicing floorplans, Proceedings of the 37th conference on Design automation, p.458-463, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337541]
• 5: T.-C. Chen and Y.-W. Chang, "Modern floorplanning based on B*-trees and fast simulated annealing," IEEE TCAD, vol. 25, no. 4, pp. 637--650, Apr. 2006.
• 6: John M. Cohn, Analog Device-Level Layout Automation, Kluwer Academic Publishers, Norwell, MA, 2000
• 7: M. Chrzanowska-Jeske, B. Wang, and G. Greenwood, "Floorplanning with performance-based clustering," Proc. ISCAS, vol. 4, pp. 724--727, 2003.
• 8: S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi, "Optimization by Simulated Annealing," Science, vol. 220, no. 4598, pp. 671--680, May 1983.
• 9: Po-Hung Lin , Shyh-Chang Lin, Analog placement based on novel symmetry-island formulation, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278601]
• 10: P.-H. Lin, H.-C. Yu, T.-H. Tsai, and S.-C. Lin, "A matching-based placement and routing system for analog design," Proc. VLSI-DAT, pp. 16--19, 2007.
• 11: Qiang Ma , Evangeline F. Y. Young , K. P. Pun, Analog placement with common centroid constraints, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
• 12: Takashi Nojima , Yasuhiro Takashima , Shigetoshi Nakatake , Yoji Kajitani, A device-level placement with multi-directional convex clustering, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA [doi>10.1145/988952.989001]
• 13: Takashi Nojima , Xiaoke Zhu , Yasuhiro Takashima , Shigetoshi Nakatake , Yoji Kajitani, Multi-level placement with circuit schema based clustering in analog IC layouts, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, January 27-30, 2004, Yokohama, Japan
• 14: Yingxin Pang , Florin Balasa , Koen Lampaert , Chung-Kuan Cheng, Block placement with symmetry constraints based on the O-tree non-slicing representation, Proceedings of the 37th conference on Design automation, p.464-467, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337545]
• 15: W.-S. Yuen and E. F.-Y. Young, "Slicing floorplan with clustering constraint," IEEE TCAD, vol. 22, no. 5, pp. 652--658, May 2003.
• 16: X. Zhu, S. Nakatake, Y. Kajitani, and N. Ono, "Floorplanning consistent with partial-clustering on the sequence-pair," ICCCAS, pp. 1386--1390, 2002.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

General Terms:
Algorithms, Design

Keywords:
analog placement, floorplanning