Topology synthesis of analog circuits based on adaptively generated building blocks

ABSTRACT

This paper presents an automated analog synthesis tool for topology generation and subsequent circuit sizing. Though sizing is indispensable, the paper mainly concentrates on topology generation. A new kind of GA is developed, where a fraction of the offsprings in each generation is built from building blocks or cells obtained from previous generations. The cells are stored in a hierarchically arranged library that also contains information on the preferred neighborhood of each cell. The adaptively formed cell library starts only with basic elements and gradually includes functionally useful and bigger blocks, pertinent to the design. The techniques have been applied to synthesize an operational amplifier and a ring oscillator design. Results show that with reasonable computational effort, topologies have evolved that are designer understandable.

REFERENCES

• 1: A. Das and R. Vemuri. An automated passive analog circuit synthesis framework using genetic algorithms. In Proc. of IEEE International Symposium on Circuits & Systems (ISCAS), May 2008.
• 2: T. R. Dastidar, P. P. Chakrabarti, and P. Ray. A synthesis system for analog circuits based on evolutionary search and topological reuse. IEEE Transactions on Evolutionary Computation, 9(2), Apr. 2005.
• 3: David E. Goldberg, Genetic Algorithms in Search, Optimization and Machine Learning, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1989
• 4: R. Harjani, R. A. Rutenbar, and L. R. Carley. OASYS: A framework for analog circuit synthesis. IEEE Trans. on CAD, 8(12), Dec. 1989.
• 5: J. R. Koza, F. H. Bennett III, D. Andre, M. A. Keane, and F. Dunlap. Automated synthesis of analog electrical circuits by means of genetic programming. IEEE Trans. on Evolutionary Comp., 1(2), 1997.
• 6: Wim Kruiskamp , Domine Leenaerts, DARWIN: CMOS opamp synthesis by means of a genetic algorithm, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.433-438, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217566]
• 7: J. D. Lohn and S. P. Colombano. A circuit representation technique for automated circuit design. IEEE Trans. on Evol. Comp., 1999.
• 8: P. C. Maulik, L. R. Carley, and R. A. Rutenbar. Integer programming based topology selection of cell-level analog circuits. IEEE Transactions on CAD, 14(4), 1995.
• 9: Trent McConaghy , Pieter Palmers , Georges Gielen , Michiel Steyaert, Simultaneous multi-topology multi-objective sizing across thousands of analog circuit topologies, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278712]
• 10: B. Razavi. Design of Analog CMOS Integrated Cir. McGraw-Hill.
• 11: Rob A. Rutenbar , Brian A. Antao , Georges G. E. Gielen, Computer-Aided Design of Analog Integrated Circuits and Systems, John Wiley & Sons, Inc., New York, NY, 2002
• 12: Xiaoying Wang , Lars Hedrich, An approach to topology synthesis of analog circuits using hierarchical blocks and symbolic analysis, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan [doi>10.1145/1118299.1118463]

INDEX TERMS

Primary Classification:
  J. Computer Applications
  J.6 COMPUTER-AIDED ENGINEERING

General Terms:
Algorithms, Design

Keywords:
automated design, genetic algorithm, topology generation