SciSim: a software performance estimation framework using source code instrumentation

ABSTRACT

Recently, software performance estimation based on source code instrumentation shows promising results in the literature. It achieves significant speedup without compromising accuracy, compared with cycle-accurate simulations. However, much work still remains to be done to make this technique flexible and accurate enough to estimate software on complex processors. To the best of our knowledge, we are the first to propose ways to tackle microarchitecture related issues in the source code instrumentation approach. We perform static instruction scheduling for superscalar architectures at instrumentation time and combine instrumented code and microarchitecture simulators to model runtime interactions between software and microarchitecture. We have developed a new framework, SciSim, to provide a common infrastructure for the proposed approach. It is designed to be easily extendable and retargetable to different instruction set architectures and processors. Using SciSim SystemC modules may be automatically generated to integrate software into system-level simulation. We will present the applicability of SciSim in system-level design exploration of multiprocessor systems. At last, experiments with standard benchmarks are presented to validate the speed and accuracy of SciSim.

REFERENCES

• 1: Jwahar R. Bammi , Wido Kruijtzer , Luciano Lavagno , Edwin Harcourt , Mihai T. Lazarescu, Software performance estimation strategies in a system-level design tool, Proceedings of the eighth international workshop on Hardware/software codesign, p.82-86, May 2000, San Diego, California, United States [doi>10.1145/334012.334028]
• 2: G. Bontempi , W. Kruijtzer, A Data Analysis Method for Software Performance Prediction, Proceedings of the conference on Design, automation and test in Europe, p.971, March 04-08, 2002
• 3: G. Braun, A. Nohl, A. Hoffmann, O. Schliebusch, R. Leupers, and H. Meyr. A universal technique for fast and flexible instruction-set architecture simulation. IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, 2004.
• 4: A. Cagney. Psim-model of the powerpc architecture, 1994-1996.
• 5: M.-K. Chung, S. Yang, S.-H. Lee, and C.-M. Kyung. System-level HW/SW co-simulation framework for multiprocessor and multithread SoC. In Proceedings of IEEE VLSI-TSA international symposium on VLSI Design, Automation and Test, pages 177--180, 2005.
• 6: M. J. Eager. Introduction to the DWARF debugging format, 2007.
• 7: Luca Formaggio , Franco Fummi , Graziano Pravadelli, A timing-accurate HW/SW co-simulation of an ISS with SystemC, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden [doi>10.1145/1016720.1016759]
• 8: Franco Fummi , Giovanni Perbellini , Mirko Loghi , Massimo Poncino, ISS-centric modular HW/SW co-simulation, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA [doi>10.1145/1127908.1127918]
• 9: P. Giusto , G. Martin , E. Harcourt, Reliable estimation of execution time of embedded software, Proceedings of the conference on Design, automation and test in Europe, p.580-589, March 2001, Munich, Germany
• 10: M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001 [doi>10.1109/WWC.2001.15]
• 11: Institute of Electrical and Electronics Engineers. IEEE Std 1666 - 2005 IEEE Standard SystemC Language Reference Manual. IEEE Std 1666-2005, 2006.
• 12: Torsten Kempf , Kingshuk Karuri , Stefan Wallentowitz , Gerd Ascheid , Rainer Leupers , Heinrich Meyr, A SW performance estimation framework for early system-level-design using fine-grained instrumentation, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 13: Raimund Kirner , Peter Puschner, Classification of WCET Analysis Techniques, Proceedings of the Eighth IEEE International Symposium on Object-Oriented Real-Time Distributed Computing, p.190-199, May 18-20, 2005 [doi>10.1109/ISORC.2005.19]
• 14: Jong-Yeol Lee , In-Cheol Park, Timed compiled-code simulation of embedded software for performance analysis of SOC design, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.513994]
• 15: C. Mills, S. C. Ahalt, and J. Fowler. Compiled instruction set simulation. Software-Practice Experience, 21(8):877--889, 1991.
• 16: Márcio Seiji Oyamada , Felipe Zschornack , Flávio Rech Wagner, Accurate software performance estimation using domain classification and neural networks, Proceedings of the 17th symposium on Integrated circuits and system design, September 07-11, 2004, Pernambuco, Brazil [doi>10.1145/1016568.1016617]
• 17: Hiroaki Nakamura , Naoto Sato , Naoshi Tabuchi, An efficient and portable scheduler for RTOS simulation and its certified integration to SystemC, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 18: Vijay Janapa Reddi , Alex Settle , Daniel A. Connors , Robert S. Cohn, PIN: a binary instrumentation tool for computer architecture research and education, Proceedings of the 2004 workshop on Computer architecture education: held in conjunction with the 31st International Symposium on Computer Architecture, June 19, 2004, Munich, Germany [doi>10.1145/1275571.1275600]
• 19: Amitabh Srivastava , Alan Eustace, ATOM: a system for building customized program analysis tools, Proceedings of the ACM SIGPLAN 1994 conference on Programming language design and implementation, p.196-205, June 20-24, 1994, Orlando, Florida, United States
• 20: Pablo Viana , Edna Barros , Sandro Rigo , Rodolfo Azevedo , Guido Araújo, Exploring Memory Hierarchy with ArchC, Proceedings of the 15th Symposium on Computer Architecture and High Performance Computing, p.2, November 10-12, 2003
• 21: Haobo Yu , Andreas Gerstlauer , Daniel Gajski, RTOS scheduling in transaction level models, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA [doi>10.1145/944645.944653]
• 22: Vojin Živojnovic , Heinrich Meyr, Compiled HW/SW co-simulation, Proceedings of the 33rd annual conference on Design automation, p.690-695, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240649]

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS
      Subjects: Real-time and embedded systems

General Terms:
Design, Performance

Keywords:
debugging information, microarchitecture, software performance estimation, source code instrumentation