Prefabrication and postfabrication architecture exploration for partially reconfigurable VLIW processors

ABSTRACT

Modern application-specific instruction-set processors (ASIPs) face the daunting task of delivering high performance for a wide range of applications. For enhancing the performance, architectural features, for example, pipelining, VLIW, are often employed in ASIPs, leading to high design complexity. Integrated ASIP design environments, like template-based approaches and language-driven approaches, provide an answer to this growing design complexity. At the same time, increasing hardware design costs have motivated the processor designers to introduce high flexibility in the processor. Flexibility, in its most effective form, can be introduced to the ASIP by coupling a reconfigurable unit to the base processor. Because of its obvious benefits, several reconfigurable ASIPs (rASIPs) have been designed for years. This design paradigm gained momentum with the advent of coarse-grained FPGAs, where the lack of domain-specific performance common in general-purpose FPGAs are largely overcome by choosing application-dependent basic functional units. These rASIP designs lack a generic flow from high-level specification, resulting in intuitive design decisions and hard-to-retarget processor design tools. Although partial, template-based approaches for rASIP design is existent, a clear design methodology especially for the prefabrication architecture exploration is not present. In order to address this issue, a high-level specification and design methodology for partially reconfigurable VLIW processors is proposed in this article. To show the benefit of this approach, a commercial VLIW processor is used as the base architecture and two domains of applications are studied for potential performance gain.

REFERENCES

• 1: ASIP Meister. http://www.eda-meister.org.
• 2: Kubilay Atasu , Laura Pozzi , Paolo Ienne, Automatic application-specific instruction-set extensions under microarchitectural constraints, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775897]
• 3: Peter M. Athanas , Harvey F. Silverman, Processor reconfiguration through instruction-set metamorphosis, Computer, v.26 n.3, p.11-18, March 1993 [doi>10.1109/2.204677]
• 4: Bansal, N., Gupta, S., Dutt, N., and Nicolau, A. 2003. Analysis of the performance of coarse-grain reconfigurable architectures with different processing element configurations. In Workshop on Architecture Specific Processors (WASP).
• 5: Bansal, N., Gupta, S., Dutt, N., Nicolau, A., and Gupta, R. 2003. Network topology exploration of mesh-based coarse-grain reconfigurable architectures. Tech. rep., Center for Embedded Computer Systems, University of California, Irvine.
• 6: Francisco Barat , Rudy Lauwereins , Geert Deconinck, Reconfigurable Instruction Set Processors from a Hardware/Software Perspective, IEEE Transactions on Software Engineering, v.28 n.9, p.847-862, September 2002 [doi>10.1109/TSE.2002.1033225]
• 7: Partha Biswas , Vinay Choudhary , Kubilay Atasu , Laura Pozzi , Paolo Ienne , Nikil Dutt, Introduction of local memory elements in instruction set extensions, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996765]
• 8: Biswas, P., Banerjee, S., Dutt, N., Pozzi, L., and Ienne, P. 2006. ISEGEN: An iterative improvement-based ISE generation technique for fast customization of processors. IEEE Trans. VLSI Syst. 14, 7.
• 9: Katherine Compton , Scott Hauck, Reconfigurable computing: a survey of systems and software, ACM Computing Surveys (CSUR), v.34 n.2, p.171-210, June 2002 [doi>10.1145/508352.508353]
• 10: Pieter Op de Beeck , Francisco Barat , Murali Jayapala , Rudy Lauwereins, CRISP: A Template for Reconfigurable Instruction Set Processors, Proceedings of the 11th International Conference on Field-Programmable Logic and Applications, p.296-305, August 27-29, 2001
• 11: Gregory Dimitroulakos , Michalis D. Galanis , Nikos Kostaras , Costas E. Goutis, A unified evaluation framework for coarse grained reconfigurable array architectures, Proceedings of the 4th international conference on Computing frontiers, May 07-09, 2007, Ischia, Italy [doi>10.1145/1242531.1242557]
• 12: Guy Dupenloup , Thierry Lemeunier , Roland Mayr, Transistor abstraction for the functional verification of FPGAs, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147179]
• 13: A. Fauth , J. Van Praet , M. Freericks, Describing instruction set processors using nML, Proceedings of the 1995 European conference on Design and Test, p.503, March 06-09, 1995
• 14: Paul Graham , Brent E. Nelson, Reconfigurable Processors for High-Performance, Embedded Digital Signal Processing, Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications, p.1-10, August 30-September 01, 1999
• 15: Grun, P., Halambi, A., Khare, A., Ganesh, V., Dutt, N., and Nicolau, A. 1998. EXPRESSION: An ADL for system level design exploration. Tech. rep., Department of Information and Computer Science, University of California, Irvine.
• 16: R. Hartenstein, A decade of reconfigurable computing: a visionary retrospective, Proceedings of the conference on Design, automation and test in Europe, p.642-649, March 2001, Munich, Germany
• 17: Hoffmann, A., Kogel, T., Nohl, A., Braun, G., Schliebusch, O., Wahlen, O., Wieferink, A., and Meyr, H. 2001. A novel methodology for the design of application specific instruction-set processor using a machine description language. IEEE Trans. Comput.-Aid. Design Integr. Cicuits Syst. 20, 11, 1338--1354.
• 18: Andreas Hoffmann , Heinrich Meyr , Rainer Leupers, Architecture Exploration for Embedded Processors with Lisa, Kluwer Academic Publishers, Norwell, MA, 2002
• 19: Christian Iseli , Eduardo Sanchez, Spyder: a SURE (SUperscalar and REconfigurable) processor, The Journal of Supercomputing, v.9 n.3, p.231-252, 1995 [doi>10.1007/BF01212870]
• 20: M. Lam, Software pipelining: an effective scheduling technique for VLIW machines, ACM SIGPLAN Notices, v.23 n.7, p.318-328, July 1988
• 21: R. Leupers , K. Karuri , S. Kraemer , M. Pandey, A design flow for configurable embedded processors based on optimized instruction set extension synthesis, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 22: Joey Y. Lin , Deming Chen , Jason Cong, Optimal simultaneous mapping and clustering for FPGA delay optimization, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147035]
• 23: Lodi, A., Toma, M., Campi, F., Cappelli, A., Canegallo, R., and Guerrieri, R. 2003. A VLIW processor with reconfigurable instruction set for embedded applications. IEEE J. Solid-State Circuits 38, 11, 1876--1886.
• 24: MathStar. http://www.mathstar.com/.
• 25: Larry McMurchie , Carl Ebeling, PathFinder: a negotiation-based performance-driven router for FPGAs, Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, p.111-117, February 12-14, 1995, Monterey, California, United States [doi>10.1145/201310.201328]
• 26: Bingfeng Mei , Andy Lambrechts , Diederik Verkest , Jean-Yves Mignolet , Rudy Lauwereins, Architecture Exploration for a Reconfigurable Architecture Template, IEEE Design & Test, v.22 n.2, p.90-101, March 2005 [doi>10.1109/MDT.2005.27]
• 27: Bingfeng Mei , Serge Vernalde , Diederik Verkest , Rudy Lauwereins, Design Methodology for a Tightly Coupled VLIW/Reconfigurable Matrix Architecture: A Case Study, Proceedings of the conference on Design, automation and test in Europe, p.21224, February 16-20, 2004
• 28: Mei, B., Vernalde, S., Verkest, D., Man, H., and Lauwereins, R. 2002. DRESC: A retargetable compiler for coarse-grained reconfigurable architectures. In Proceedings of the International Conference on Field Programmable Technology.
• 29: C. Mucci , F. Campi , A. Deledda , A. Fazzi , M. Ferri , M. Bocchi, A Cycle-Accurate ISS for a Dynamically Reconfigurable Processor Architecture, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 3, p.160.1, April 04-08, 2005 [doi>10.1109/IPDPS.2005.14]
• 30: Murgai, R., Brayton, R., and Sangiovanni-Vincentelli, A. 1991. On clustering for minimum delay/area. In Proceedings of the 1991 IEEE/ACM International Conference on Computer-Aided Design (ICCAD'91). 6--9.
• 31: Nexperia. http://www.nxp.com/.
• 32: Stamatis Vassiliadis , Stephan Wong , Georgi Gaydadjiev , Koen Bertels , Georgi Kuzmanov , Elena Moscu Panainte, The MOLEN Polymorphic Processor, IEEE Transactions on Computers, v.53 n.11, p.1363-1375, November 2004 [doi>10.1109/TC.2004.104]
• 33: Rahul Razdan , Michael D. Smith, A high-performance microarchitecture with hardware-programmable functional units, Proceedings of the 27th annual international symposium on Microarchitecture, p.172-180, November 30-December 02, 1994, San Jose, California, United States [doi>10.1145/192724.192749]
• 34: Alberto La Rosa , Luciano Lavagno , Claudio Passerone, A software development tool chain for a reconfigurable processor, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA [doi>10.1145/502217.502232]
• 35: Sartaj Sahni , Atul Bhatt, The complexity of design automation problems, Proceedings of the 17th conference on Design automation, p.402-411, June 23-25, 1980, Minneapolis, Minnesota, United States [doi>10.1145/800139.804562]
• 36: Oliver Schliebusch , A. Chattopadhyay , D. Kammler , G. Ascheid , R. Leupers , H. Meyr , Tim Kogel, A framework for automated and optimized ASIP implementation supporting multiple hardware description languages, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China [doi>10.1145/1120725.1120850]
• 37: Akshay Sharma , Carl Ebeling , Scott Hauck, Architecture Adaptive Routability-Driven Placement for FPGAs (abstract only), Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA [doi>10.1145/1046192.1046235]
• 38: Stretch. http://www.stretchinc.com.
• 39: Synopsys. Design compiler http://www.synopsys.com/products/logic/design_compiler.html.
• 40: Russell Tessier , Wayne Burleson, Reconfigurable Computing for Digital Signal Processing: A Survey, Journal of VLSI Signal Processing Systems, v.28 n.1-2, p.7-27, May-June 2001 [doi>10.1023/A:1008155020711]
• 41: The Impact Research Group. http://www.crhc.uiuc.edu/Impact/.
• 42: von Sydow, T., Korb, M., Neumann, B., Blume, H., and Noll, T. G. 2006a. Modelling and quantitative analysis of coupling mechanisms of programmable processor cores and arithmetic oriented eFPGA macros. In Proceedings of the IEEE International Conference on Reconfigurable Computing and FPGA's. (ReConFig'06b). 1--10.
• 43: T. von Sydow , B. Neumann , H. Blume , T. G. Noll, Quantitative Analysis of Embedded FPGA-Architectures for Arithmetic, Proceedings of the IEEE 17th International Conference on Application-specific Systems, Architectures and Processors, p.125-131, September 11-13, 2006 [doi>10.1109/ASAP.2006.56]

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.0 GENERAL

General Terms:
Design, Languages

Keywords:
ASIP, VLIW, coarse-grained FPGA