| Platform-based software design flow for heterogeneous MPSoC |
| Full text |
Pdf
(882 KB)
|
Source
|
ACM Transactions on Embedded Computing Systems (TECS)
archive
Volume 7 , Issue 4 (July 2008)
table of contents
Article No. 39
Year of Publication: 2008
ISSN:1539-9087
|
|
Authors
|
|
Katalin Popovici
|
TIMA Laboratory, Grenoble, France
|
|
Xavier Guerin
|
TIMA Laboratory, Grenoble, France
|
|
Frederic Rousseau
|
TIMA Laboratory, Grenoble, France
|
|
Pier Stanislao Paolucci
|
ATMEL Roma Advanced DSP, Roma, Italy
|
|
Ahmed Amine Jerraya
|
CEA-LETI, MINATEC, Grenoble, France
|
|
| Publisher |
|
| Bibliometrics |
Downloads (6 Weeks): 39, Downloads (12 Months): 344, Citation Count: 0
|
|
|
ABSTRACT
Current multimedia applications demand complex heterogeneous multiprocessor architectures with specific communication infrastructure in order to achieve the required performances. Programming these architectures usually results in writing separate low-level code for the different processors (DSP, microcontroller), implying late global validation of the overall application with the hardware platform. We propose a platform-based software design flow able to efficiently use the resources of the architecture and allowing easy experimentation of several mappings of the application onto the platform resources. We use a high-level environment to capture both application and architecture initial representations. An executable software stack is generated automatically for each processor from the initial model. The software generation and validation is performed gradually corresponding to different software abstraction levels. Specific software development platforms (abstract models of the architecture) are generated and used to allow debugging of the different software components with explicit hardware-software interaction. We applied this approach on a multimedia platform, involving a high performance DSP and a RISC processor, to explore communication architecture and generate an efficient executable code for a multimedia application. Based on automatic tools, the proposed flow increases productivity and preserves design quality.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
|
| |
2
|
|
 |
3
|
E. A. de Kock , W. J. M. Smits , P. van der Wolf , J.-Y. Brunel , W. M. Kruijtzer , P. Lieverse , K. A. Vissers , G. Essink, YAPI: application modeling for signal processing systems, Proceedings of the 37th conference on Design automation, p.402-405, June 05-09, 2000, Los Angeles, California, United States
[doi> 10.1145/337292.337511]
|
| |
4
|
|
| |
5
|
|
 |
6
|
Sang-Il Han , Xavier Guerin , Soo-Ik Chae , Ahmed A. Jerraya, Buffer memory optimization for video codec application modeled in Simulink, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA
[doi> 10.1145/1146909.1147084]
|
 |
7
|
|
 |
8
|
Tero Kangas , Petri Kukkala , Heikki Orsila , Erno Salminen , Marko Hännikäinen , Timo D. Hämäläinen , Jouni Riihimäki , Kimmo Kuusilinna, UML-based multiprocessor SoC design framework, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.2, p.281-320, May 2006
[doi> 10.1145/1151074.1151077]
|
| |
9
|
MAGICV VLIW DSP and DIOPSIS. http://www.atmelroma.it.
|
 |
10
|
|
| |
11
|
Mathworks. http://www.mathworks.com/rtw.htm.
|
| |
12
|
Meyr, H. 2006. Application specific processors (ASIP): On design and implementation efficiency. In Proceedings of the 13th Workshop on Synthesis and System Integration of Mixed Information Technologies (SASIMI'06). Nagoya, Japan.
|
| |
13
|
MODEL DRIVEN ARCHITECTURE. http://www.omg.org/mda/.
|
| |
14
|
MPI. http://www-unix.mcs.anl.gov/mpi.
|
| |
15
|
Nicolescu, G. 2002. Specification et validation des systemes heterogenes embarques. PhD. Thesis, TIMA Laboratory.
|
| |
16
|
NEXPERIA. http://www.nxp.com.
|
| |
17
|
NOMADIK. http://www.st.com.
|
| |
18
|
Paulin, P. Pilkington, C., Langevin, M., Bensoudane, E., Lyonnard, D., Benny, O., Laviguer, B., Lo, D., Beltrame, G., Gagne, V., and Nicolescu, G. 2006. Parallel programming models for a multi-processor SoC platform applied to networking and multimedia. IEEE Trans. VLSI J. 14, 7, 667--680.
|
 |
19
|
Pier S. Paolucci , Ahmed A. Jerraya , Rainer Leupers , Lothar Thiele , Piero Vicini, SHAPES:: a tiled scalable software hardware architecture platform for embedded systems, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea
[doi> 10.1145/1176254.1176297]
|
| |
20
|
Popovici, K. Guerin, X., Brisolara, L., and Jerraya, A. 2007a. Mixed hardware-software multilevel modeling and simulation for multithreaded heterogeneous MPSoC. In Proceedings of International Symposium on VLSI-Design Automation and Test. Hsinchu, Taiwan. 1--4.
|
| |
21
|
|
 |
22
|
|
| |
23
|
|
 |
24
|
Alberto Sangiovanni-Vincentelli , Luca Carloni , Fernando De Bernardinis , Marco Sgroi, Benefits and challenges for platform-based design, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
[doi> 10.1145/996566.996684]
|
 |
25
|
|
| |
26
|
TI OMAP. http://www.omap.com.
|
| |
27
|
Turley, J. 2005. Survey says: Software tools more important than chips. Embed. Syst. Design J.
|
 |
28
|
Pieter van der Wolf , Erwin de Kock , Tomas Henriksson , Wido Kruijtzer , Gerben Essink, Design and programming of embedded multiprocessors: an interface-centric approach, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden
[doi> 10.1145/1016720.1016771]
|
 |
29
|
|
| |
30
|
|
|