A reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications

ABSTRACT

In this article, a novel FTL (flash translation layer) architecture is proposed for NAND flash-based applications such as MP3 players, DSCs (digital still cameras) and SSDs (solid-state drives). Although the basic function of an FTL is to translate a logical sector address to a physical sector address in flash memory, efficient algorithms of an FTL have a significant impact on performance as well as the lifetime. After the dominant parameters that affect the performance and endurance are categorized, the design space of the FTL architecture is explored based on a diverse workload analysis. With the proposed FTL architectural framework, it is possible to decide which configuration of FTL mapping parameters yields the best performance, depending on the differing characteristics of various NAND flash-based applications.

REFERENCES

• 1: Ban, A. 1995. Flash file system. United States Patent, No. 5,404,485 (Apr.).
• 2: Li-Pin Chang , Tei-Wei Kuo, An Adaptive Striping Architecture for Flash Memory Storage Systems of Embedded Systems, Proceedings of the Eighth IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'02), p.187, September 25-27, 2002
• 3: Li-Pin Chang , Tei-Wei Kuo, An efficient management scheme for large-scale flash-memory storage systems, Proceedings of the 2004 ACM symposium on Applied computing, March 14-17, 2004, Nicosia, Cyprus [doi>10.1145/967900.968076]
• 4: Mei-Ling Chiang , Paul C. H. Lee , Ruei-Chuan Chang, Using data clustering to improve cleaning performance for plash memory, Software—Practice & Experience, v.29 n.3, p.267-290, March 1999 [doi>10.1002/(SICI)1097-024X(199903)29:3<267::AID-SPE233>3.0.CO;2-T]
• 5: Eran Gal , Sivan Toledo, Algorithms and data structures for flash memories, ACM Computing Surveys (CSUR), v.37 n.2, p.138-163, June 2005 [doi>10.1145/1089733.1089735]
• 6: John L. Hennessy , David A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
• 7: Jeong-Uk Kang , Heeseung Jo , Jin-Soo Kim , Joonwon Lee, A superblock-based flash translation layer for NAND flash memory, Proceedings of the 6th ACM & IEEE International conference on Embedded software, October 22-25, 2006, Seoul, Korea [doi>10.1145/1176887.1176911]
• 8: Kim, J. S., Kim, J. M., Noh, S. H., Min, S. L., and Cho, Y. K. 2002. A space-efficient flash translation layer for compact flash systems. IEEE Trans. Cons. Elect. 48, 366--375.
• 9: Sang-Won Lee , Dong-Joo Park , Tae-Sun Chung , Dong-Ho Lee , Sangwon Park , Ha-Joo Song, A log buffer-based flash translation layer using fully-associative sector translation, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.3, p.18-es, July 2007 [doi>10.1145/1275986.1275990]
• 10: Min, S. L. 2004. Love/hate relationship between flash memory and microdrive for low-power portable storage. In 1st International Workshop on Power-Aware Real-Time Computing, Pisa, Italy.
• 11: Samsung Electronics. 2005. NAND Flash Memory & Smart-Media Data Book.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.3 MEMORY STRUCTURES
      B.3.2 Design Styles

Additional Classification:
  B. Hardware
  B.4 INPUT/OUTPUT AND DATA COMMUNICATIONS
      B.4.2 Input/Output Devices

  D. Software
  D.4 OPERATING SYSTEMS
      D.4.2 Storage Management

General Terms:
Algorithms, Design, Performance

Keywords:
FTL, Flash memory, performance analysis, reconfigurable architecture