ACM Home Page
Please provide us with feedback. Feedback
Efficient mart-aided modeling for microarchitecture design space exploration and performance prediction
Full text PdfPdf (241 KB)
Source
Joint International Conference on Measurement and Modeling of Computer Systems archive
Proceedings of the 2008 ACM SIGMETRICS international conference on Measurement and modeling of computer systems table of contents
Annapolis, MD, USA
POSTER SESSION: Posters table of contents
Pages 439-440  
Year of Publication: 2008
ISBN:978-1-60558-005-0
Also published in ...
Authors
Bin Li  Louisiana State University, Baton Rouge, LA, USA
Lu Peng  Louisiana State University, Baton Rouge, LA, USA
Balachandran Ramadass  Louisiana State University, Baton Rouge, LA, USA
Sponsors
SIGMETRICS: ACM Special Interest Group on Measurement and Evaluation
ACM: Association for Computing Machinery
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 2,   Downloads (12 Months): 30,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1375457.1375510
What is a DOI?

ABSTRACT

Computer architects usually evaluate new designs by cycle-accurate processor simulation. This approach provides detailed insight into processor performance, power consumption and complexity. However, only configurations in a subspace can be simulated in practice due to long simulation time and limited resource, leading to suboptimal conclusions which might not be applied in a larger design space. In this paper, we propose an automated performance prediction approach which employs state-of-the-art techniques from experiment design, machine learning and data mining. Our method not only produces highly accurate estimations for unsampled points in the design space, but also provides interpretation tools that help investigators to understand performance bottlenecks. According to our experiments, by sampling only 0.02% of the full design space with about 15 millions points, the median percentage errors, based on 5000 independent test points, range from 0.32% to 3.12% in 12 benchmarks. Even for the worst-case performance, the percentage errors are within 7% for 10 out of 12 benchmarks. In addition, the proposed model can also help architects to find important design parameters and performance bottlenecks.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
J. Friedman, "Greedy function approximation: a gradient boosting machine", The Annals of Statistics, 29: 1189--1232, 2001.
 
2
E. 0pek, S. A. McKee, B. R. Supinski, "M. Schulz and R. Caruana. "Efficiently exploring architectural design spaces via predictive modeling," ASPLOS XII, Oct. 2006.
3
 
4
S. Sair, M. Charney, "Memory Behavior of the SPEC2000 Benchmark Suit," Tech. Report, IBM Corp. Oct. 2000.

Collaborative Colleagues:
Bin Li: colleagues
Lu Peng: colleagues
Balachandran Ramadass: colleagues